269 lines
8.9 KiB
C
269 lines
8.9 KiB
C
/*
|
|
* Copyright 2017-2019 NXP
|
|
* All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include "fsl_common.h"
|
|
#include "fsl_debug_console.h"
|
|
#include "board.h"
|
|
#if defined(SDK_I2C_BASED_COMPONENT_USED) && SDK_I2C_BASED_COMPONENT_USED
|
|
#include "fsl_lpi2c.h"
|
|
#endif /* SDK_I2C_BASED_COMPONENT_USED */
|
|
#include "fsl_iomuxc.h"
|
|
/*******************************************************************************
|
|
* Variables
|
|
******************************************************************************/
|
|
|
|
/*******************************************************************************
|
|
* Code
|
|
******************************************************************************/
|
|
|
|
/* Get debug console frequency. */
|
|
uint32_t BOARD_DebugConsoleSrcFreq(void)
|
|
{
|
|
uint32_t freq;
|
|
|
|
/* To make it simple, we assume default PLL and divider settings, and the only variable
|
|
from application is use PLL3 source or OSC source */
|
|
if (CLOCK_GetMux(kCLOCK_UartMux) == 0) /* PLL3 div6 80M */
|
|
{
|
|
freq = (CLOCK_GetPllFreq(kCLOCK_PllUsb1) / 6U) / (CLOCK_GetDiv(kCLOCK_UartDiv) + 1U);
|
|
}
|
|
else
|
|
{
|
|
freq = CLOCK_GetOscFreq() / (CLOCK_GetDiv(kCLOCK_UartDiv) + 1U);
|
|
}
|
|
|
|
return freq;
|
|
}
|
|
|
|
/* Initialize debug console. */
|
|
void BOARD_InitDebugConsole(void)
|
|
{
|
|
uint32_t uartClkSrcFreq = BOARD_DebugConsoleSrcFreq();
|
|
|
|
DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE, uartClkSrcFreq);
|
|
}
|
|
|
|
#if defined(SDK_I2C_BASED_COMPONENT_USED) && SDK_I2C_BASED_COMPONENT_USED
|
|
void BOARD_LPI2C_Init(LPI2C_Type *base, uint32_t clkSrc_Hz)
|
|
{
|
|
lpi2c_master_config_t lpi2cConfig = {0};
|
|
|
|
/*
|
|
* lpi2cConfig.debugEnable = false;
|
|
* lpi2cConfig.ignoreAck = false;
|
|
* lpi2cConfig.pinConfig = kLPI2C_2PinOpenDrain;
|
|
* lpi2cConfig.baudRate_Hz = 100000U;
|
|
* lpi2cConfig.busIdleTimeout_ns = 0;
|
|
* lpi2cConfig.pinLowTimeout_ns = 0;
|
|
* lpi2cConfig.sdaGlitchFilterWidth_ns = 0;
|
|
* lpi2cConfig.sclGlitchFilterWidth_ns = 0;
|
|
*/
|
|
LPI2C_MasterGetDefaultConfig(&lpi2cConfig);
|
|
LPI2C_MasterInit(base, &lpi2cConfig, clkSrc_Hz);
|
|
}
|
|
|
|
status_t BOARD_LPI2C_Send(LPI2C_Type *base,
|
|
uint8_t deviceAddress,
|
|
uint32_t subAddress,
|
|
uint8_t subAddressSize,
|
|
uint8_t *txBuff,
|
|
uint8_t txBuffSize)
|
|
{
|
|
lpi2c_master_transfer_t xfer;
|
|
|
|
xfer.flags = kLPI2C_TransferDefaultFlag;
|
|
xfer.slaveAddress = deviceAddress;
|
|
xfer.direction = kLPI2C_Write;
|
|
xfer.subaddress = subAddress;
|
|
xfer.subaddressSize = subAddressSize;
|
|
xfer.data = txBuff;
|
|
xfer.dataSize = txBuffSize;
|
|
|
|
return LPI2C_MasterTransferBlocking(base, &xfer);
|
|
}
|
|
|
|
status_t BOARD_LPI2C_Receive(LPI2C_Type *base,
|
|
uint8_t deviceAddress,
|
|
uint32_t subAddress,
|
|
uint8_t subAddressSize,
|
|
uint8_t *rxBuff,
|
|
uint8_t rxBuffSize)
|
|
{
|
|
lpi2c_master_transfer_t xfer;
|
|
|
|
xfer.flags = kLPI2C_TransferDefaultFlag;
|
|
xfer.slaveAddress = deviceAddress;
|
|
xfer.direction = kLPI2C_Read;
|
|
xfer.subaddress = subAddress;
|
|
xfer.subaddressSize = subAddressSize;
|
|
xfer.data = rxBuff;
|
|
xfer.dataSize = rxBuffSize;
|
|
|
|
return LPI2C_MasterTransferBlocking(base, &xfer);
|
|
}
|
|
|
|
status_t BOARD_LPI2C_SendSCCB(LPI2C_Type *base,
|
|
uint8_t deviceAddress,
|
|
uint32_t subAddress,
|
|
uint8_t subAddressSize,
|
|
uint8_t *txBuff,
|
|
uint8_t txBuffSize)
|
|
{
|
|
lpi2c_master_transfer_t xfer;
|
|
|
|
xfer.flags = kLPI2C_TransferDefaultFlag;
|
|
xfer.slaveAddress = deviceAddress;
|
|
xfer.direction = kLPI2C_Write;
|
|
xfer.subaddress = subAddress;
|
|
xfer.subaddressSize = subAddressSize;
|
|
xfer.data = txBuff;
|
|
xfer.dataSize = txBuffSize;
|
|
|
|
return LPI2C_MasterTransferBlocking(base, &xfer);
|
|
}
|
|
|
|
status_t BOARD_LPI2C_ReceiveSCCB(LPI2C_Type *base,
|
|
uint8_t deviceAddress,
|
|
uint32_t subAddress,
|
|
uint8_t subAddressSize,
|
|
uint8_t *rxBuff,
|
|
uint8_t rxBuffSize)
|
|
{
|
|
status_t status;
|
|
lpi2c_master_transfer_t xfer;
|
|
|
|
xfer.flags = kLPI2C_TransferDefaultFlag;
|
|
xfer.slaveAddress = deviceAddress;
|
|
xfer.direction = kLPI2C_Write;
|
|
xfer.subaddress = subAddress;
|
|
xfer.subaddressSize = subAddressSize;
|
|
xfer.data = NULL;
|
|
xfer.dataSize = 0;
|
|
|
|
status = LPI2C_MasterTransferBlocking(base, &xfer);
|
|
|
|
if (kStatus_Success == status)
|
|
{
|
|
xfer.subaddressSize = 0;
|
|
xfer.direction = kLPI2C_Read;
|
|
xfer.data = rxBuff;
|
|
xfer.dataSize = rxBuffSize;
|
|
|
|
status = LPI2C_MasterTransferBlocking(base, &xfer);
|
|
}
|
|
|
|
return status;
|
|
}
|
|
|
|
void BOARD_Accel_I2C_Init(void)
|
|
{
|
|
BOARD_LPI2C_Init(BOARD_ACCEL_I2C_BASEADDR, BOARD_ACCEL_I2C_CLOCK_FREQ);
|
|
}
|
|
|
|
status_t BOARD_Accel_I2C_Send(uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint32_t txBuff)
|
|
{
|
|
uint8_t data = (uint8_t)txBuff;
|
|
|
|
return BOARD_LPI2C_Send(BOARD_ACCEL_I2C_BASEADDR, deviceAddress, subAddress, subaddressSize, &data, 1);
|
|
}
|
|
|
|
status_t BOARD_Accel_I2C_Receive(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subaddressSize, uint8_t *rxBuff, uint8_t rxBuffSize)
|
|
{
|
|
return BOARD_LPI2C_Receive(BOARD_ACCEL_I2C_BASEADDR, deviceAddress, subAddress, subaddressSize, rxBuff, rxBuffSize);
|
|
}
|
|
|
|
void BOARD_Codec_I2C_Init(void)
|
|
{
|
|
BOARD_LPI2C_Init(BOARD_CODEC_I2C_BASEADDR, BOARD_CODEC_I2C_CLOCK_FREQ);
|
|
}
|
|
|
|
status_t BOARD_Codec_I2C_Send(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, const uint8_t *txBuff, uint8_t txBuffSize)
|
|
{
|
|
return BOARD_LPI2C_Send(BOARD_CODEC_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, (uint8_t *)txBuff,
|
|
txBuffSize);
|
|
}
|
|
|
|
status_t BOARD_Codec_I2C_Receive(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, uint8_t *rxBuff, uint8_t rxBuffSize)
|
|
{
|
|
return BOARD_LPI2C_Receive(BOARD_CODEC_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, rxBuff, rxBuffSize);
|
|
}
|
|
|
|
void BOARD_Camera_I2C_Init(void)
|
|
{
|
|
CLOCK_SetMux(kCLOCK_Lpi2cMux, BOARD_CAMERA_I2C_CLOCK_SOURCE_SELECT);
|
|
CLOCK_SetDiv(kCLOCK_Lpi2cDiv, BOARD_CAMERA_I2C_CLOCK_SOURCE_DIVIDER);
|
|
BOARD_LPI2C_Init(BOARD_CAMERA_I2C_BASEADDR, BOARD_CAMERA_I2C_CLOCK_FREQ);
|
|
}
|
|
|
|
status_t BOARD_Camera_I2C_Send(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, const uint8_t *txBuff, uint8_t txBuffSize)
|
|
{
|
|
return BOARD_LPI2C_Send(BOARD_CAMERA_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, (uint8_t *)txBuff,
|
|
txBuffSize);
|
|
}
|
|
|
|
status_t BOARD_Camera_I2C_Receive(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, uint8_t *rxBuff, uint8_t rxBuffSize)
|
|
{
|
|
return BOARD_LPI2C_Receive(BOARD_CAMERA_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, rxBuff,
|
|
rxBuffSize);
|
|
}
|
|
|
|
status_t BOARD_Camera_I2C_SendSCCB(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, const uint8_t *txBuff, uint8_t txBuffSize)
|
|
{
|
|
return BOARD_LPI2C_SendSCCB(BOARD_CAMERA_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, (uint8_t *)txBuff,
|
|
txBuffSize);
|
|
}
|
|
|
|
status_t BOARD_Camera_I2C_ReceiveSCCB(
|
|
uint8_t deviceAddress, uint32_t subAddress, uint8_t subAddressSize, uint8_t *rxBuff, uint8_t rxBuffSize)
|
|
{
|
|
return BOARD_LPI2C_ReceiveSCCB(BOARD_CAMERA_I2C_BASEADDR, deviceAddress, subAddress, subAddressSize, rxBuff,
|
|
rxBuffSize);
|
|
}
|
|
#endif /* SDK_I2C_BASED_COMPONENT_USED */
|
|
|
|
/* MPU configuration. */
|
|
void BOARD_ConfigMPU(void)
|
|
{
|
|
/* Disable I cache and D cache */
|
|
if (SCB_CCR_IC_Msk == (SCB_CCR_IC_Msk & SCB->CCR))
|
|
{
|
|
SCB_DisableICache();
|
|
}
|
|
if (SCB_CCR_DC_Msk == (SCB_CCR_DC_Msk & SCB->CCR))
|
|
{
|
|
SCB_DisableDCache();
|
|
}
|
|
|
|
/* Disable MPU */
|
|
ARM_MPU_Disable();
|
|
|
|
MPU->RBAR = ARM_MPU_RBAR(0, 0x80000000U);
|
|
MPU->RASR = ARM_MPU_RASR(1, ARM_MPU_AP_FULL, 1, 1, 1, 0, 0, ARM_MPU_REGION_SIZE_32MB);
|
|
|
|
MPU->RBAR = ARM_MPU_RBAR(2, 0x00000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB);
|
|
|
|
MPU->RBAR = ARM_MPU_RBAR(3, 0x20000000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_128KB);
|
|
|
|
MPU->RBAR = ARM_MPU_RBAR(4, 0x20200000U);
|
|
MPU->RASR = ARM_MPU_RASR(0, ARM_MPU_AP_FULL, 0, 0, 1, 1, 0, ARM_MPU_REGION_SIZE_256KB);
|
|
|
|
/* Enable MPU */
|
|
ARM_MPU_Enable(MPU_CTRL_PRIVDEFENA_Msk);
|
|
|
|
/* Enable I cache and D cache */
|
|
SCB_EnableDCache();
|
|
SCB_EnableICache();
|
|
}
|