board: visionfive2: configure PHY pad drive strength
Configure the pad drive strength register for both PHYs. The values correspond to what can be found in the Linux DTS for VisionFive2 v1.3b. Pad drive strength configuration is required for the phy0 to work correctly with 100Mbit links. Signed-off-by: Lukasz Tekieli <tekieli.lukasz@gmail.com> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
This commit is contained in:
parent
c025c8afd4
commit
70f150759b
|
@ -44,6 +44,10 @@ static const struct starfive_vf2_pro starfive_verb[] = {
|
|||
"motorcomm,tx-clk-100-inverted", NULL},
|
||||
{"/soc/ethernet@16030000/mdio/ethernet-phy@0",
|
||||
"motorcomm,tx-clk-1000-inverted", NULL},
|
||||
{"/soc/ethernet@16030000/mdio/ethernet-phy@0",
|
||||
"motorcomm,rx-clk-drv-microamp", "3970"},
|
||||
{"/soc/ethernet@16030000/mdio/ethernet-phy@0",
|
||||
"motorcomm,rx-data-drv-microamp", "2910"},
|
||||
{"/soc/ethernet@16030000/mdio/ethernet-phy@0",
|
||||
"rx-internal-delay-ps", "1900"},
|
||||
{"/soc/ethernet@16030000/mdio/ethernet-phy@0",
|
||||
|
@ -53,6 +57,10 @@ static const struct starfive_vf2_pro starfive_verb[] = {
|
|||
"motorcomm,tx-clk-adj-enabled", NULL},
|
||||
{ "/soc/ethernet@16040000/mdio/ethernet-phy@1",
|
||||
"motorcomm,tx-clk-100-inverted", NULL},
|
||||
{"/soc/ethernet@16040000/mdio/ethernet-phy@1",
|
||||
"motorcomm,rx-clk-drv-microamp", "3970"},
|
||||
{"/soc/ethernet@16040000/mdio/ethernet-phy@1",
|
||||
"motorcomm,rx-data-drv-microamp", "2910"},
|
||||
{"/soc/ethernet@16040000/mdio/ethernet-phy@1",
|
||||
"rx-internal-delay-ps", "0"},
|
||||
{"/soc/ethernet@16040000/mdio/ethernet-phy@1",
|
||||
|
|
Loading…
Reference in New Issue
Block a user