nxp: ls1046ardb: Convert README to rST
This converts the readme for this board to rST. I have tried not to change any semantics from the original (though I did convert MB to M). Signed-off-by: Sean Anderson <sean.anderson@seco.com>
This commit is contained in:
Sean Anderson
Tom Rini
parent
d0ed9b1081
commit
71230cdaa9
|
|
@ -14,3 +14,4 @@ F: configs/ls1046ardb_tfa_SECURE_BOOT_defconfig
|
|||
F: configs/ls1046ardb_SECURE_BOOT_defconfig
|
||||
F: configs/ls1046ardb_sdcard_SECURE_BOOT_defconfig
|
||||
F: configs/ls1046ardb_qspi_SECURE_BOOT_defconfig
|
||||
F: doc/board/nxp/ls1046ardb.rst
|
||||
|
|
|
|||
|
|
@ -1,76 +0,0 @@
|
|||
Overview
|
||||
--------
|
||||
The LS1046A Reference Design Board (RDB) is a high-performance computing,
|
||||
evaluation, and development platform that supports the QorIQ LS1046A
|
||||
LayerScape Architecture processor. The LS1046ARDB provides SW development
|
||||
platform for the Freescale LS1046A processor series, with a complete
|
||||
debugging environment. The LS1046A RDB is lead-free and RoHS-compliant.
|
||||
|
||||
LS1046A SoC Overview
|
||||
--------------------
|
||||
Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A
|
||||
SoC overview.
|
||||
|
||||
LS1046ARDB board Overview
|
||||
-----------------------
|
||||
- SERDES1 Connections, 4 lanes supporting:
|
||||
- Lane0: 10GBase-R with x1 RJ45 connector
|
||||
- Lane1: 10GBase-R Cage
|
||||
- Lane2: SGMII.5
|
||||
- Lane3: SGMII.6
|
||||
- SERDES2 Connections, 4 lanes supporting:
|
||||
- Lane0: PCIe1 with miniPCIe slot
|
||||
- Lane1: PCIe2 with PCIe x2 slot
|
||||
- Lane2: PCIe3 with PCIe x4 slot
|
||||
- Lane3: SATA
|
||||
- DDR Controller
|
||||
- 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s
|
||||
-IFC/Local Bus
|
||||
- One 512 MB NAND flash with ECC support
|
||||
- CPLD connection
|
||||
- USB 3.0
|
||||
- one Type A port, one Micro-AB port
|
||||
- SDHC: connects directly to a full SD/MMC slot
|
||||
- DSPI: 64 MB high-speed flash Memory for boot code and storage (up to 108MHz)
|
||||
- 4 I2C controllers
|
||||
- UART
|
||||
- Two 4-pin serial ports at up to 115.2 Kbit/s
|
||||
- Two DB9 D-Type connectors supporting one Serial port each
|
||||
- ARM JTAG support
|
||||
|
||||
Memory map from core's view
|
||||
----------------------------
|
||||
Start Address End Address Description Size
|
||||
0x00_0000_0000 - 0x00_000F_FFFF Secure Boot ROM 1MB
|
||||
0x00_0100_0000 - 0x00_0FFF_FFFF CCSRBAR 240MB
|
||||
0x00_1000_0000 - 0x00_1000_FFFF OCRAM0 64KB
|
||||
0x00_1001_0000 - 0x00_1001_FFFF OCRAM1 64KB
|
||||
0x00_2000_0000 - 0x00_20FF_FFFF DCSR 16MB
|
||||
0x00_7E80_0000 - 0x00_7E80_FFFF IFC - NAND Flash 64KB
|
||||
0x00_7FB0_0000 - 0x00_7FB0_0FFF IFC - CPLD 4KB
|
||||
0x00_8000_0000 - 0x00_FFFF_FFFF DRAM1 2GB
|
||||
0x05_0000_0000 - 0x05_07FF_FFFF QMAN S/W Portal 128M
|
||||
0x05_0800_0000 - 0x05_0FFF_FFFF BMAN S/W Portal 128M
|
||||
0x08_8000_0000 - 0x09_FFFF_FFFF DRAM2 6GB
|
||||
0x40_0000_0000 - 0x47_FFFF_FFFF PCI Express1 32G
|
||||
0x48_0000_0000 - 0x4F_FFFF_FFFF PCI Express2 32G
|
||||
0x50_0000_0000 - 0x57_FFFF_FFFF PCI Express3 32G
|
||||
|
||||
QSPI flash map:
|
||||
Start Address End Address Description Size
|
||||
0x00_4000_0000 - 0x00_400F_FFFF RCW + PBI 1MB
|
||||
0x00_4010_0000 - 0x00_402F_FFFF U-Boot 2MB
|
||||
0x00_4030_0000 - 0x00_403F_FFFF U-Boot Env 1MB
|
||||
0x00_4040_0000 - 0x00_405F_FFFF PPA 2MB
|
||||
0x00_4060_0000 - 0x00_408F_FFFF Secure boot header
|
||||
+ bootscript 3MB
|
||||
0x00_4090_0000 - 0x00_4093_FFFF FMan ucode 256KB
|
||||
0x00_4094_0000 - 0x00_4097_FFFF QE/uQE firmware 256KB
|
||||
0x00_4098_0000 - 0x00_40FF_FFFF Reserved 6MB
|
||||
0x00_4100_0000 - 0x00_43FF_FFFF FIT Image 48MB
|
||||
|
||||
Booting Options
|
||||
---------------
|
||||
a) QSPI boot
|
||||
b) SD boot
|
||||
c) eMMC boot
|
||||
|
|
@ -13,6 +13,7 @@ NXP Semiconductors
|
|||
imx8qxp_mek
|
||||
imxrt1020-evk
|
||||
imxrt1050-evk
|
||||
ls1046ardb
|
||||
mx6sabreauto
|
||||
mx6sabresd
|
||||
mx6ul_14x14_evk
|
||||
|
|
|
|||
100
doc/board/nxp/ls1046ardb.rst
Normal file
100
doc/board/nxp/ls1046ardb.rst
Normal file
|
|
@ -0,0 +1,100 @@
|
|||
.. SPDX-License-Identifier: GPL-2.0+
|
||||
|
||||
LS1046ARDB
|
||||
==========
|
||||
|
||||
The LS1046A Reference Design Board (RDB) is a high-performance computing,
|
||||
evaluation, and development platform that supports the QorIQ LS1046A
|
||||
LayerScape Architecture processor. The LS1046ARDB provides SW development
|
||||
platform for the Freescale LS1046A processor series, with a complete
|
||||
debugging environment. The LS1046A RDB is lead-free and RoHS-compliant.
|
||||
|
||||
LS1046A SoC Overview
|
||||
--------------------
|
||||
Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A
|
||||
SoC overview.
|
||||
|
||||
LS1046ARDB board Overview
|
||||
-------------------------
|
||||
- SERDES1 Connections, 4 lanes supporting:
|
||||
|
||||
- Lane0: 10GBase-R with x1 RJ45 connector
|
||||
- Lane1: 10GBase-R Cage
|
||||
- Lane2: SGMII.5
|
||||
- Lane3: SGMII.6
|
||||
|
||||
- SERDES2 Connections, 4 lanes supporting:
|
||||
|
||||
- Lane0: PCIe1 with miniPCIe slot
|
||||
- Lane1: PCIe2 with PCIe x2 slot
|
||||
- Lane2: PCIe3 with PCIe x4 slot
|
||||
- Lane3: SATA
|
||||
|
||||
- DDR Controller
|
||||
|
||||
- 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s
|
||||
|
||||
- IFC/Local Bus
|
||||
|
||||
- One 512 MB NAND flash with ECC support
|
||||
- CPLD connection
|
||||
|
||||
- USB 3.0
|
||||
|
||||
- one Type A port, one Micro-AB port
|
||||
|
||||
- SDHC: connects directly to a full SD/MMC slot
|
||||
- DSPI: 64 MB high-speed flash Memory for boot code and storage (up to 108MHz)
|
||||
- 4 I2C controllers
|
||||
- UART
|
||||
|
||||
- Two 4-pin serial ports at up to 115.2 Kbit/s
|
||||
- Two DB9 D-Type connectors supporting one Serial port each
|
||||
|
||||
- ARM JTAG support
|
||||
|
||||
Memory map from core's view
|
||||
----------------------------
|
||||
|
||||
================== ================== ================ =====
|
||||
Start Address End Address Description Size
|
||||
================== ================== ================ =====
|
||||
``0x00_0000_0000`` ``0x00_000F_FFFF`` Secure Boot ROM 1M
|
||||
``0x00_0100_0000`` ``0x00_0FFF_FFFF`` CCSRBAR 240M
|
||||
``0x00_1000_0000`` ``0x00_1000_FFFF`` OCRAM0 64K
|
||||
``0x00_1001_0000`` ``0x00_1001_FFFF`` OCRAM1 64K
|
||||
``0x00_2000_0000`` ``0x00_20FF_FFFF`` DCSR 16M
|
||||
``0x00_7E80_0000`` ``0x00_7E80_FFFF`` IFC - NAND Flash 64K
|
||||
``0x00_7FB0_0000`` ``0x00_7FB0_0FFF`` IFC - CPLD 4K
|
||||
``0x00_8000_0000`` ``0x00_FFFF_FFFF`` DRAM1 2G
|
||||
``0x05_0000_0000`` ``0x05_07FF_FFFF`` QMAN S/W Portal 128M
|
||||
``0x05_0800_0000`` ``0x05_0FFF_FFFF`` BMAN S/W Portal 128M
|
||||
``0x08_8000_0000`` ``0x09_FFFF_FFFF`` DRAM2 6G
|
||||
``0x40_0000_0000`` ``0x47_FFFF_FFFF`` PCI Express1 32G
|
||||
``0x48_0000_0000`` ``0x4F_FFFF_FFFF`` PCI Express2 32G
|
||||
``0x50_0000_0000`` ``0x57_FFFF_FFFF`` PCI Express3 32G
|
||||
================== ================== ================ =====
|
||||
|
||||
QSPI flash map
|
||||
--------------
|
||||
|
||||
================== ================== ================== =====
|
||||
Start Address End Address Description Size
|
||||
================== ================== ================== =====
|
||||
``0x00_4000_0000`` ``0x00_400F_FFFF`` RCW + PBI 1M
|
||||
``0x00_4010_0000`` ``0x00_402F_FFFF`` U-Boot 2M
|
||||
``0x00_4030_0000`` ``0x00_403F_FFFF`` U-Boot Env 1M
|
||||
``0x00_4040_0000`` ``0x00_405F_FFFF`` PPA 2M
|
||||
``0x00_4060_0000`` ``0x00_408F_FFFF`` Secure boot header 3M
|
||||
+ bootscript
|
||||
``0x00_4090_0000`` ``0x00_4093_FFFF`` FMan ucode 256K
|
||||
``0x00_4094_0000`` ``0x00_4097_FFFF`` QE/uQE firmware 256K
|
||||
``0x00_4098_0000`` ``0x00_40FF_FFFF`` Reserved 6M
|
||||
``0x00_4100_0000`` ``0x00_43FF_FFFF`` FIT Image 48M
|
||||
================== ================== ================== =====
|
||||
|
||||
Booting Options
|
||||
---------------
|
||||
- QSPI boot
|
||||
- SD boot
|
||||
- eMMC boot
|
||||
Loading…
Reference in New Issue
Block a user