82e26e0d68
We like to put the SPL first so it is clear that it relates to SPL. Rename various malloc-related options which have crept in, to stick to this convention. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Marcel Ziswiler <marcel.ziswiler@toradex.com> Reviewed-by: Martyn Welch <martyn.welch@collabora.com> Reviewed-by: Svyatoslav Ryhel <clamor95@gmail.com>
123 lines
3.2 KiB
Plaintext
123 lines
3.2 KiB
Plaintext
CONFIG_ARM=y
|
|
CONFIG_COUNTER_FREQUENCY=25000000
|
|
CONFIG_GIC_V3_ITS=y
|
|
CONFIG_TARGET_LS2080AQDS=y
|
|
CONFIG_TEXT_BASE=0x80400000
|
|
CONFIG_SYS_MALLOC_LEN=0x202000
|
|
CONFIG_SYS_MALLOC_F_LEN=0x400
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
CONFIG_NR_DRAM_BANKS=3
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x1800fff0
|
|
CONFIG_ENV_SIZE=0x2000
|
|
CONFIG_ENV_OFFSET=0xE0000
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls2080a-qds"
|
|
CONFIG_SPL_TEXT_BASE=0x1800a000
|
|
CONFIG_SYS_MONITOR_LEN=1048576
|
|
CONFIG_SPL_SERIAL=y
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
|
CONFIG_SPL_STACK=0x18009ff0
|
|
CONFIG_SPL=y
|
|
CONFIG_PCI=y
|
|
CONFIG_AHCI=y
|
|
CONFIG_FSL_USE_PCA9547_MUX=y
|
|
CONFIG_FSL_QIXIS=y
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_MP=y
|
|
CONFIG_DYNAMIC_SYS_CLK_FREQ=y
|
|
CONFIG_FIT=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_NAND_BOOT=y
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 ramdisk_size=0x2000000 default_hugepagesz=2m hugepagesz=2m hugepages=256"
|
|
CONFIG_BOOTCOMMAND="fsl_mc apply dpl 0x580d00000 && cp.b $kernel_start $kernel_load $kernel_size && bootm $kernel_load"
|
|
CONFIG_RESET_PHY_R=y
|
|
CONFIG_SPL_MAX_SIZE=0x16000
|
|
CONFIG_SPL_PAD_TO=0x20000
|
|
CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
|
|
CONFIG_SPL_BSS_START_ADDR=0x80100000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x100000
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_SYS_MALLOC=y
|
|
CONFIG_SPL_ENV_SUPPORT=y
|
|
CONFIG_SPL_I2C=y
|
|
CONFIG_SPL_MPC8XXX_INIT_DDR=y
|
|
CONFIG_SPL_NAND_SUPPORT=y
|
|
CONFIG_SPL_TARGET="u-boot-with-spl.bin"
|
|
CONFIG_SYS_MAXARGS=64
|
|
CONFIG_SYS_PBSIZE=532
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_CMD_EEPROM=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_BITS=3
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_PCI=y
|
|
CONFIG_CMD_USB=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_CMD_DATE=y
|
|
# CONFIG_ISO_PARTITION is not set
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_OF_EMBED=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_NAND=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_USE_ETHPRIME=y
|
|
CONFIG_ETHPRIME="DPMAC1@xgmii"
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
CONFIG_SATA=y
|
|
CONFIG_SATA_CEVA=y
|
|
CONFIG_FSL_CAAM=y
|
|
CONFIG_DYNAMIC_DDR_CLK_FREQ=y
|
|
CONFIG_DIMM_SLOTS_PER_CTLR=2
|
|
CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS=2
|
|
CONFIG_DDR_ECC=y
|
|
CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
|
|
CONFIG_SYS_FSL_DDR_INTLV_256B=y
|
|
CONFIG_SYS_I2C_LEGACY=y
|
|
CONFIG_SYS_I2C_EARLY_INIT=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x57
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_ESDHC_DETECT_QUIRK=y
|
|
CONFIG_MTD=y
|
|
CONFIG_NAND_FSL_IFC=y
|
|
CONFIG_SYS_NAND_ONFI_DETECTION=y
|
|
CONFIG_SYS_NAND_U_BOOT_LOCATIONS=y
|
|
CONFIG_SYS_NAND_U_BOOT_OFFS=0x40000
|
|
CONFIG_SYS_NAND_MAX_OOBFREE=2
|
|
CONFIG_SYS_NAND_MAX_ECCPOS=256
|
|
CONFIG_DM_SPI_FLASH=y
|
|
# CONFIG_SPI_FLASH_BAR is not set
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHYLIB_10G=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_TERANETICS=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_FSL_MEMAC=y
|
|
CONFIG_SYS_MEMAC_LITTLE_ENDIAN=y
|
|
CONFIG_PHY_GIGE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_MII=y
|
|
CONFIG_NVME_PCI=y
|
|
CONFIG_DM_PCI_COMPAT=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_RTC_ENABLE_32KHZ_OUTPUT=y
|
|
CONFIG_RTC_DS3231=y
|
|
CONFIG_DM_SCSI=y
|
|
CONFIG_SYS_NS16550_SERIAL=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_FSL_QSPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|