cedd754484
Now that the spi-nor fix has been made in u-boot/master via:
commit 87e7219f9c ("mtd: spi-nor: Respect flash's hwcaps in spi_nor_adjust_hwcaps()")
enable CONFIG_SPI_FLASH_SMART_HWCAPS on Intel Crown Bay again.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
59 lines
1.3 KiB
Plaintext
59 lines
1.3 KiB
Plaintext
CONFIG_X86=y
|
|
CONFIG_SYS_TEXT_BASE=0xFFF00000
|
|
CONFIG_NR_DRAM_BANKS=8
|
|
CONFIG_ENV_SIZE=0x1000
|
|
CONFIG_ENV_OFFSET=0x0
|
|
CONFIG_ENV_SECT_SIZE=0x1000
|
|
CONFIG_MAX_CPUS=2
|
|
CONFIG_DEFAULT_DEVICE_TREE="crownbay"
|
|
CONFIG_VENDOR_INTEL=y
|
|
CONFIG_TARGET_CROWNBAY=y
|
|
CONFIG_DISABLE_IGD=y
|
|
CONFIG_SMP=y
|
|
CONFIG_GENERATE_PIRQ_TABLE=y
|
|
CONFIG_GENERATE_MP_TABLE=y
|
|
CONFIG_SEABIOS=y
|
|
CONFIG_FIT=y
|
|
CONFIG_SHOW_BOOT_PROGRESS=y
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="root=/dev/sdb3 init=/sbin/init rootwait ro"
|
|
CONFIG_SYS_CONSOLE_INFO_QUIET=y
|
|
CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
CONFIG_LAST_STAGE_INIT=y
|
|
CONFIG_HUSH_PARSER=y
|
|
CONFIG_CMD_CPU=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_PART=y
|
|
CONFIG_CMD_SPI=y
|
|
CONFIG_CMD_USB=y
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
CONFIG_CMD_DHCP=y
|
|
# CONFIG_CMD_NFS is not set
|
|
CONFIG_CMD_PING=y
|
|
CONFIG_CMD_TIME=y
|
|
CONFIG_CMD_SOUND=y
|
|
CONFIG_CMD_EXT2=y
|
|
CONFIG_CMD_EXT4=y
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
CONFIG_CMD_FAT=y
|
|
CONFIG_CMD_FS_GENERIC=y
|
|
CONFIG_MAC_PARTITION=y
|
|
CONFIG_ISO_PARTITION=y
|
|
CONFIG_EFI_PARTITION=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_TFTP_TSIZE=y
|
|
CONFIG_REGMAP=y
|
|
CONFIG_SYSCON=y
|
|
CONFIG_CPU=y
|
|
CONFIG_E1000=y
|
|
CONFIG_SOUND=y
|
|
CONFIG_SOUND_I8254=y
|
|
CONFIG_SPI=y
|
|
CONFIG_USB_STORAGE=y
|
|
CONFIG_USB_KEYBOARD=y
|
|
CONFIG_FRAMEBUFFER_SET_VESA_MODE=y
|
|
CONFIG_CONSOLE_SCROLL_LINES=5
|
|
# CONFIG_GZIP is not set
|