
Document Number: MCUXSDKAPIRM
Rev 2.15.000
Jan 2024

MCUXpresso SDK API Reference Manual

NXP Semiconductors



Contents

Chapter 1 Introduction

Chapter 2 Trademarks

Chapter 3 Architectural Overview

Chapter 4 Clock Driver

4.1	Overview	7
4.2	Data Structure Documentation	18
4.2.1	struct_pll_config	18
4.2.2	struct_pll_setup	18
4.3	Macro Definition Documentation	19
4.3.1	FSL_CLOCK_DRIVER_VERSION	19
4.3.2	FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL	19
4.3.3	CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT	19
4.3.4	ROM_CLOCKS	19
4.3.5	SRAM_CLOCKS	19
4.3.6	FLASH_CLOCKS	20
4.3.7	FMC_CLOCKS	20
4.3.8	INPUTMUX_CLOCKS	20
4.3.9	IOCON_CLOCKS	20
4.3.10	GPIO_CLOCKS	20
4.3.11	PINT_CLOCKS	21
4.3.12	GINT_CLOCKS	21
4.3.13	DMA_CLOCKS	21
4.3.14	CRC_CLOCKS	21
4.3.15	WWDT_CLOCKS	21
4.3.16	RTC_CLOCKS	22
4.3.17	MAILBOX_CLOCKS	22
4.3.18	LPADC_CLOCKS	22
4.3.19	MRT_CLOCKS	22
4.3.20	OSTIMER_CLOCKS	22
4.3.21	SCT_CLOCKS	23
4.3.22	UTICK_CLOCKS	23
4.3.23	FLEXCOMM_CLOCKS	23

Section No.	Title	Page No.
4.3.24	LPUART_CLOCKS	23
4.3.25	BI2C_CLOCKS	24
4.3.26	LPSPI_CLOCKS	24
4.3.27	FLEXI2S_CLOCKS	24
4.3.28	CTIMER_CLOCKS	24
4.3.29	SDIO_CLOCKS	25
4.3.30	USB1CLK_CLOCKS	25
4.3.31	FREQME_CLOCKS	25
4.3.32	USBAM_CLOCKS	25
4.3.33	RNG_CLOCKS	25
4.3.34	USBHMR0_CLOCKS	26
4.3.35	USBHSL0_CLOCKS	26
4.3.36	HASHCRYPT_CLOCKS	26
4.3.37	POWERQUAD_CLOCKS	26
4.3.38	PLULUT_CLOCKS	26
4.3.39	PUF_CLOCKS	27
4.3.40	CASPER_CLOCKS	27
4.3.41	ANALOGCTRL_CLOCKS	27
4.3.42	HS_LSPI_CLOCKS	27
4.3.43	GPIO_SEC_CLOCKS	27
4.3.44	GPIO_SEC_INT_CLOCKS	28
4.3.45	USBD_CLOCKS	28
4.3.46	USBH_CLOCKS	28
4.3.47	CLK_GATE_REG_OFFSET_SHIFT	28
4.3.48	BUS_CLK	28
4.3.49	CLK_ATTACH_ID	28
4.3.50	PLL_CONFIGFLAG_USEINRATE	28
4.3.51	PLL_SETUPFLAG_POWERUP	29
4.4	Typedef Documentation	29
4.4.1	clock_ip_name_t	29
4.4.2	clock_name_t	29
4.4.3	ss_modwvctrl_t	29
4.4.4	pll_config_t	29
4.4.5	pll_setup_t	29
4.4.6	clock_usbfs_src_t	29
4.4.7	clock_usbhs_src_t	29
4.4.8	clock_usb_phy_src_t	29
4.5	Enumeration Type Documentation	30
4.5.1	_clock_ip_name	30
4.5.2	_clock_name	32
4.5.3	_clock_attach_id	32
4.5.4	_clock_div_name	36
4.5.5	_ss_progmodfm	37

Section No.	Title	Page No.
4.5.6	<code>_ss_progmoddp</code>	37
4.5.7	<code>_ss_modwvctrl</code>	37
4.5.8	<code>_pll_error</code>	38
4.5.9	<code>_clock_usbfs_src</code>	38
4.5.10	<code>_clock_usbhs_src</code>	38
4.5.11	<code>_clock_usb_phy_src</code>	38
4.6	Function Documentation	38
4.6.1	<code>CLOCK_EnableClock</code>	38
4.6.2	<code>CLOCK_DisableClock</code>	39
4.6.3	<code>CLOCK_SetupFROClocking</code>	39
4.6.4	<code>CLOCK_SetFLASHAccessCyclesForFreq</code>	39
4.6.5	<code>CLOCK_SetupExtClocking</code>	40
4.6.6	<code>CLOCK_SetupI2SMClkClocking</code>	40
4.6.7	<code>CLOCK_SetupPLUClkInClocking</code>	40
4.6.8	<code>CLOCK_AttachClk</code>	40
4.6.9	<code>CLOCK_GetClockAttachId</code>	41
4.6.10	<code>CLOCK_SetClkDiv</code>	41
4.6.11	<code>CLOCK_SetRtc1khzClkDiv</code>	41
4.6.12	<code>CLOCK_SetRtc1hzClkDiv</code>	42
4.6.13	<code>CLOCK_SetFlexCommClock</code>	42
4.6.14	<code>CLOCK_GetFlexCommInputClock</code>	42
4.6.15	<code>CLOCK_GetFreq</code>	43
4.6.16	<code>CLOCK_GetFro12MFreq</code>	43
4.6.17	<code>CLOCK_GetFro1MFreq</code>	43
4.6.18	<code>CLOCK_GetClockOutClkFreq</code>	43
4.6.19	<code>CLOCK_GetAdcClkFreq</code>	43
4.6.20	<code>CLOCK_GetUsb0ClkFreq</code>	44
4.6.21	<code>CLOCK_GetUsb1ClkFreq</code>	44
4.6.22	<code>CLOCK_GetMclkClkFreq</code>	44
4.6.23	<code>CLOCK_GetSctClkFreq</code>	44
4.6.24	<code>CLOCK_GetSdioClkFreq</code>	44
4.6.25	<code>CLOCK_GetExtClkFreq</code>	44
4.6.26	<code>CLOCK_GetWdtClkFreq</code>	45
4.6.27	<code>CLOCK_GetFroHfFreq</code>	45
4.6.28	<code>CLOCK_GetPll0OutFreq</code>	45
4.6.29	<code>CLOCK_GetPll1OutFreq</code>	45
4.6.30	<code>CLOCK_GetOsc32KFreq</code>	45
4.6.31	<code>CLOCK_GetCoreSysClkFreq</code>	45
4.6.32	<code>CLOCK_GetI2SMClkFreq</code>	46
4.6.33	<code>CLOCK_GetPLUClkInFreq</code>	46
4.6.34	<code>CLOCK_GetFlexCommClkFreq</code>	46
4.6.35	<code>CLOCK_GetHsLspiClkFreq</code>	46
4.6.36	<code>CLOCK_GetCTimerClkFreq</code>	46
4.6.37	<code>CLOCK_GetSystickClkFreq</code>	46

Section No.	Title	Page No.
4.6.38	CLOCK_GetPLL0InClockRate	47
4.6.39	CLOCK_GetPLL1InClockRate	47
4.6.40	CLOCK_GetPLL0OutClockRate	47
4.6.41	CLOCK_SetBypassPLL0	47
4.6.42	CLOCK_SetBypassPLL1	47
4.6.43	CLOCK_IsPLL0Locked	48
4.6.44	CLOCK_IsPLL1Locked	48
4.6.45	CLOCK_SetStoredPLL0ClockRate	48
4.6.46	CLOCK_GetPLL0OutFromSetup	48
4.6.47	CLOCK_SetupPLL0Data	48
4.6.48	CLOCK_SetupPLL0Prec	49
4.6.49	CLOCK_SetPLL0Freq	49
4.6.50	CLOCK_SetPLL1Freq	50
4.6.51	CLOCK_SetupPLL0Mult	50
4.6.52	CLOCK_DisableUsbDevicefs0Clock	51
4.6.53	CLOCK_EnableUsbfs0DeviceClock	51
4.6.54	CLOCK_EnableUsbfs0HostClock	51
4.6.55	CLOCK_EnableUsbhs0PhyPllClock	52
4.6.56	CLOCK_EnableUsbhs0DeviceClock	52
4.6.57	CLOCK_EnableUsbhs0HostClock	52
4.6.58	CLOCK_EnableOstimer32kClock	52

Chapter 5 Power Driver

5.1	Overview	53
5.2	Macro Definition Documentation	60
5.2.1	FSL_POWER_DRIVER_VERSION	60
5.2.2	LOWPOWER_SRAMRETCTRL_RETEN_RAMX0	60
5.2.3	LOWPOWER_HWWAKE_FORCED	60
5.2.4	LOWPOWER_HWWAKE_PERIPHERALS	61
5.2.5	LOWPOWER_HWWAKE_SDMA0	61
5.2.6	LOWPOWER_HWWAKE_SDMA1	61
5.2.7	LOWPOWER_WAKEUPIOSRC_PIO0_INDEX	61
5.3	Enumeration Type Documentation	61
5.3.1	_power_bod_vbat_level	61
5.3.2	_power_bod_hyst	62
5.3.3	_power_bod_core_level	62
5.3.4	_power_device_reset_cause	62
5.3.5	_power_device_boot_mode	63
5.4	Function Documentation	63
5.4.1	POWER_EnablePD	63
5.4.2	POWER_DisablePD	64

Section No.	Title	Page No.
5.4.3	POWER_SetBodVbatLevel	65
5.4.4	POWER_EnableDeepSleep	65
5.4.5	POWER_DisableDeepSleep	65
5.4.6	POWER_CycleCpuAndFlash	65
5.4.7	POWER_EnterDeepSleep	65
5.4.8	POWER_EnterPowerDown	66
5.4.9	POWER_EnterDeepPowerDown	67
5.4.10	POWER_EnterSleep	67
5.4.11	POWER_SetVoltageForFreq	68
5.4.12	POWER_Xtal16mhzCapabankTrim	68
5.4.13	POWER_Xtal32khzCapabankTrim	69
5.4.14	POWER_SetXtal16mhzLdo	69
5.4.15	POWER_GetWakeUpCause	69

Chapter 6 Reset Driver

6.1	Overview	71
6.2	Macro Definition Documentation	73
6.2.1	ADC_RSTS	73
6.3	Typedef Documentation	73
6.3.1	SYSCON_RSTn_t	73
6.4	Enumeration Type Documentation	73
6.4.1	_SYSCON_RSTn	73
6.5	Function Documentation	75
6.5.1	RESET_SetPeripheralReset	75
6.5.2	RESET_ClearPeripheralReset	75
6.5.3	RESET_PeripheralReset	76
6.5.4	RESET_ReleasePeripheralReset	76

Chapter 7 ANACTRL: Analog Control Driver

7.1	ANACTRL function groups	77
7.2	Overview	77
7.3	Function groups	77
7.3.1	Initialization and deinitialization	77
7.3.2	Set oscillators	77
7.3.3	Measure Frequency	77
7.3.4	Interrupt	77
7.3.5	Status	77

Section No.	Title	Page No.
7.4	Data Structure Documentation	80
7.4.1	struct _anactrl_fro192M_config	80
7.4.2	struct _anactrl_xo32M_config	80
7.5	Macro Definition Documentation	81
7.5.1	FSL_ANACTRL_DRIVER_VERSION	81
7.6	Typedef Documentation	81
7.6.1	anactrl_fro192M_config_t	81
7.6.2	anactrl_xo32M_config_t	81
7.7	Enumeration Type Documentation	81
7.7.1	_anactrl_interrupt_flags	81
7.7.2	_anactrl_interrupt	81
7.7.3	_anactrl_flags	82
7.7.4	_anactrl_osc_flags	82
7.8	Function Documentation	82
7.8.1	ANACTRL_Init	82
7.8.2	ANACTRL_Deinit	82
7.8.3	ANACTRL_SetFro192M	82
7.8.4	ANACTRL_GetDefaultFro192MConfig	83
7.8.5	ANACTRL_SetXo32M	83
7.8.6	ANACTRL_GetDefaultXo32MConfig	83
7.8.7	ANACTRL_MeasureFrequency	84
7.8.8	ANACTRL_EnableInterrupts	84
7.8.9	ANACTRL_DisableInterrupts	85
7.8.10	ANACTRL_ClearInterrupts	85
7.8.11	ANACTRL_GetStatusFlags	85
7.8.12	ANACTRL_GetOscStatusFlags	86
7.8.13	ANACTRL_GetInterruptStatusFlags	86
7.8.14	ANACTRL_EnableVref1V	87
Chapter 8	CASPER: The Cryptographic Accelerator and Signal Processing Engine with R-	A-
		M
		sharing
8.1	Overview	88
8.2	CASPER Driver Initialization and deinitialization	88
8.3	Comments about API usage in RTOS	88
8.4	Comments about API usage in interrupt handler	88

Section No.	Title	Page No.
8.5	CASPER Driver Examples	88
8.5.1	Simple examples	88
8.6	casper_driver	90
8.6.1	Overview	90
8.6.2	Macro Definition Documentation	91
8.6.3	Typedef Documentation	92
8.6.4	Enumeration Type Documentation	92
8.6.5	Function Documentation	93
8.7	casper_driver_pkha	94
8.7.1	Overview	94
8.7.2	Function Documentation	94
 Chapter 9 CMP: Analog Comparator Driver		
9.1	Overview	100
9.2	Function groups	100
9.2.1	Initialization and deinitialization	100
9.2.2	Compare	100
9.2.3	Interrupt	100
9.2.4	Status	100
9.3	Typical use case	101
9.3.1	Polling Configuration	101
9.3.2	Interrupt Configuration	101
9.4	Data Structure Documentation	103
9.4.1	struct_cmp_config	103
9.5	Macro Definition Documentation	103
9.5.1	FSL_CMP_DRIVER_VERSION	103
9.6	Typedef Documentation	104
9.6.1	cmp_vref_source_t	104
9.6.2	cmp_filtercgf_samplemode_t	104
9.6.3	cmp_filtercgf_clkdiv_t	104
9.6.4	cmp_config_t	104
9.7	Enumeration Type Documentation	104
9.7.1	_cmp_input_mux	104
9.7.2	_cmp_interrupt_type	104
9.7.3	_cmp_vref_source	104
9.7.4	_cmp_filtercgf_samplemode	105
9.7.5	_cmp_filtercgf_clkdiv	105

Section No.	Title	Page No.
9.8	Function Documentation	105
9.8.1	CMP_Init	105
9.8.2	CMP_Deinit	105
9.8.3	CMP_GetDefaultConfig	105
9.8.4	CMP_SetVREF	106
9.8.5	CMP_GetOutput	106
9.8.6	CMP_EnableInterrupt	106
9.8.7	CMP_EnableFilteredInterruptSource	106
9.8.8	CMP_GetPreviousInterruptStatus	107
9.8.9	CMP_GetInterruptStatus	107
9.8.10	CMP_FilterSampleConfig	107
Chapter 10	Common Driver	
10.1	Overview	108
10.2	Macro Definition Documentation	114
10.2.1	FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ	114
10.2.2	MAKE_STATUS	114
10.2.3	MAKE_VERSION	114
10.2.4	FSL_COMMON_DRIVER_VERSION	115
10.2.5	DEBUG_CONSOLE_DEVICE_TYPE_NONE	115
10.2.6	DEBUG_CONSOLE_DEVICE_TYPE_UART	115
10.2.7	DEBUG_CONSOLE_DEVICE_TYPE_LPUART	115
10.2.8	DEBUG_CONSOLE_DEVICE_TYPE_LPSCI	115
10.2.9	DEBUG_CONSOLE_DEVICE_TYPE_USBCDC	115
10.2.10	DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM	115
10.2.11	DEBUG_CONSOLE_DEVICE_TYPE_IUART	115
10.2.12	DEBUG_CONSOLE_DEVICE_TYPE_VUSART	115
10.2.13	DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART	115
10.2.14	DEBUG_CONSOLE_DEVICE_TYPE_SWO	115
10.2.15	DEBUG_CONSOLE_DEVICE_TYPE_QSCI	115
10.2.16	MIN	115
10.2.17	MAX	115
10.2.18	ARRAY_SIZE	115
10.2.19	UINT16_MAX	115
10.2.20	UINT32_MAX	115
10.2.21	SUPPRESS_FALL_THROUGH_WARNING	115
10.2.22	SDK_SIZEALIGN	116
10.3	Typedef Documentation	116
10.3.1	status_t	116
10.4	Enumeration Type Documentation	116
10.4.1	_status_groups	116

Section No.	Title	Page No.
10.4.2	anonymous enum	119
10.5	Function Documentation	119
10.5.1	SDK_Malloc	119
10.5.2	SDK_Free	119
10.5.3	SDK_DelayAtLeastUs	120
10.5.4	EnableIRQ	121
10.5.5	DisableIRQ	121
10.5.6	EnableIRQWithPriority	122
10.5.7	IRQ_SetPriority	122
10.5.8	IRQ_ClearPendingIRQ	123
10.5.9	DisableGlobalIRQ	123
10.5.10	EnableGlobalIRQ	124
Chapter 11 CTIMER: Standard counter/timers		
11.1	Overview	125
11.2	Function groups	125
11.2.1	Initialization and deinitialization	125
11.2.2	PWM Operations	125
11.2.3	Match Operation	125
11.2.4	Input capture operations	125
11.3	Typical use case	126
11.3.1	Match example	126
11.3.2	PWM output example	126
11.4	Data Structure Documentation	130
11.4.1	struct_ctimer_match_config	130
11.4.2	struct_ctimer_config	130
11.5	Typedef Documentation	131
11.5.1	ctimer_match_config_t	131
11.5.2	ctimer_config_t	131
11.6	Enumeration Type Documentation	131
11.6.1	_ctimer_capture_channel	131
11.6.2	_ctimer_capture_edge	131
11.6.3	_ctimer_match	131
11.6.4	_ctimer_external_match	132
11.6.5	_ctimer_match_output_control	132
11.6.6	_ctimer_interrupt_enable	132
11.6.7	_ctimer_status_flags	132
11.6.8	ctimer_callback_type_t	133

Section No.	Title	Page No.
11.7	Function Documentation	133
11.7.1	CTIMER_Init	133
11.7.2	CTIMER_Deinit	133
11.7.3	CTIMER_GetDefaultConfig	134
11.7.4	CTIMER_SetupPwmPeriod	134
11.7.5	CTIMER_SetupPwm	135
11.7.6	CTIMER_UpdatePwmPulsePeriod	135
11.7.7	CTIMER_UpdatePwmDutycycle	136
11.7.8	CTIMER_SetupMatch	136
11.7.9	CTIMER_GetOutputMatchStatus	137
11.7.10	CTIMER_SetupCapture	138
11.7.11	CTIMER_GetTimerCountValue	138
11.7.12	CTIMER_RegisterCallBack	138
11.7.13	CTIMER_EnableInterrupts	139
11.7.14	CTIMER_DisableInterrupts	139
11.7.15	CTIMER_GetEnabledInterrupts	139
11.7.16	CTIMER_GetStatusFlags	140
11.7.17	CTIMER_ClearStatusFlags	141
11.7.18	CTIMER_StartTimer	141
11.7.19	CTIMER_StopTimer	141
11.7.20	CTIMER_Reset	141
11.7.21	CTIMER_SetPrescale	142
11.7.22	CTIMER_GetCaptureValue	142
11.7.23	CTIMER_EnableResetMatchChannel	142
11.7.24	CTIMER_EnableStopMatchChannel	143
11.7.25	CTIMER_EnableMatchChannelReload	144
11.7.26	CTIMER_EnableRisingEdgeCapture	144
11.7.27	CTIMER_EnableFallingEdgeCapture	144
11.7.28	CTIMER_SetShadowValue	145

Chapter 12 FLEXCOMM: FLEXCOMM Driver

12.1	Overview	146
12.2	FLEXCOMM Driver	147
12.2.1	Overview	147
12.2.2	Macro Definition Documentation	148
12.2.3	Typedef Documentation	148
12.2.4	Enumeration Type Documentation	148
12.2.5	Function Documentation	148
12.2.6	Variable Documentation	148

Chapter 13 I2C: Inter-Integrated Circuit Driver

13.1	Overview	149
-------------	-----------------	------------

Section No.	Title	Page No.
13.2	Typical use case	149
13.2.1	Master Operation in functional method	149
13.2.2	Master Operation in interrupt transactional method	150
13.2.3	Master Operation in DMA transactional method	151
13.2.4	Slave Operation in functional method	151
13.2.5	Slave Operation in interrupt transactional method	152
13.3	I2C Driver	154
13.3.1	Overview	154
13.3.2	Macro Definition Documentation	156
13.3.3	Enumeration Type Documentation	156
13.4	I2C Master Driver	159
13.4.1	Overview	159
13.4.2	Data Structure Documentation	161
13.4.3	Typedef Documentation	164
13.4.4	Enumeration Type Documentation	165
13.4.5	Function Documentation	165
13.5	I2C Slave Driver	177
13.5.1	Overview	177
13.5.2	Data Structure Documentation	179
13.5.3	Typedef Documentation	183
13.5.4	Enumeration Type Documentation	185
13.5.5	Function Documentation	186
13.6	I2C DMA Driver	194
13.6.1	Overview	194
13.6.2	Data Structure Documentation	195
13.6.3	Macro Definition Documentation	196
13.6.4	Typedef Documentation	196
13.6.5	Function Documentation	196
13.7	I2C CMSIS Driver	199
13.7.1	I2C CMSIS Driver	199
 Chapter 14 I2S: I2S Driver		
14.1	Overview	201
14.2	I2S Driver Initialization and Configuration	201
14.3	I2S Transmit Data	201
14.4	I2S Interrupt related functions	202

Section No.	Title	Page No.
14.5	I2S Other functions	202
14.6	I2S Data formats	202
14.6.1	DMA mode	202
14.6.2	Interrupt mode	205
14.7	I2S Driver Examples	206
14.7.1	Interrupt mode examples	206
14.7.2	DMA mode examples	207
14.8	I2S Driver	210
14.8.1	Overview	210
14.8.2	Data Structure Documentation	213
14.8.3	Macro Definition Documentation	214
14.8.4	Typedef Documentation	214
14.8.5	Enumeration Type Documentation	215
14.8.6	Function Documentation	216
14.9	I2S DMA Driver	225
14.9.1	Overview	225
14.9.2	Data Structure Documentation	226
14.9.3	Macro Definition Documentation	226
14.9.4	Typedef Documentation	226
14.9.5	Function Documentation	227
 Chapter 15 SPI: Serial Peripheral Interface Driver		
15.1	Overview	232
15.2	Typical use case	232
15.2.1	SPI master transfer using an interrupt method	232
15.2.2	SPI Send/receive using a DMA method	233
15.3	SPI Driver	235
15.3.1	Overview	235
15.3.2	Data Structure Documentation	238
15.3.3	Macro Definition Documentation	242
15.3.4	Typedef Documentation	242
15.3.5	Enumeration Type Documentation	243
15.3.6	Variable Documentation	245
15.4	SPI DMA Driver	246
15.4.1	Overview	246
15.4.2	Data Structure Documentation	247
15.4.3	Macro Definition Documentation	248
15.4.4	Typedef Documentation	248

Section No.	Title	Page No.
15.4.5	Function Documentation	248
15.5	SPI CMSIS driver	253
15.5.1	Function groups	253
15.5.2	Typical use case	254
Chapter 16 USART: Universal Synchronous/Asynchronous Receiver/Transmitter Driver		
16.1	Overview	255
16.2	Typical use case	256
16.2.1	USART Send/receive using a polling method	256
16.2.2	USART Send/receive using an interrupt method	256
16.2.3	USART Receive using the ringbuffer feature	257
16.2.4	USART Send/Receive using the DMA method	258
16.3	USART Driver	260
16.3.1	Overview	260
16.3.2	Data Structure Documentation	265
16.3.3	Macro Definition Documentation	268
16.3.4	Typedef Documentation	269
16.3.5	Enumeration Type Documentation	269
16.3.6	Function Documentation	272
16.4	USART DMA Driver	288
16.4.1	Overview	288
16.4.2	Data Structure Documentation	289
16.4.3	Macro Definition Documentation	290
16.4.4	Typedef Documentation	290
16.4.5	Function Documentation	290
16.5	USART CMSIS Driver	294
16.5.1	USART Send Methods	294
Chapter 17 GINT: Group GPIO Input Interrupt Driver		
17.1	Overview	296
17.2	Group GPIO Input Interrupt Driver operation	296
17.3	Typical use case	296
17.4	Macro Definition Documentation	297
17.4.1	FSL_GINT_DRIVER_VERSION	297
17.5	Typedef Documentation	297

Section No.	Title	Page No.
17.5.1	<code>gint_cb_t</code>	297
17.6	Enumeration Type Documentation	297
17.6.1	<code>_gint_comb</code>	297
17.6.2	<code>_gint_trig</code>	298
17.7	Function Documentation	298
17.7.1	<code>GINT_Init</code>	298
17.7.2	<code>GINT_SetCtrl</code>	298
17.7.3	<code>GINT_GetCtrl</code>	298
17.7.4	<code>GINT_ConfigPins</code>	299
17.7.5	<code>GINT_GetConfigPins</code>	299
17.7.6	<code>GINT_EnableCallback</code>	300
17.7.7	<code>GINT_DisableCallback</code>	300
17.7.8	<code>GINT_ClrStatus</code>	301
17.7.9	<code>GINT_GetStatus</code>	301
17.7.10	<code>GINT_Deinit</code>	301
Chapter 18 Hashcrypt: The Cryptographic Accelerator		
18.1	Overview	303
18.2	Hashcrypt Driver Initialization and deinitialization	303
18.3	Comments about API usage in RTOS	303
18.4	Comments about API usage in interrupt handler	303
18.5	Hashcrypt Driver Examples	303
18.5.1	Simple examples	303
18.6	Hashcrypt AES	305
18.6.1	Overview	305
18.6.2	Data Structure Documentation	306
18.6.3	Enumeration Type Documentation	307
18.6.4	Function Documentation	307
18.7	Hashcrypt HASH	313
18.7.1	Overview	313
18.7.2	Data Structure Documentation	314
18.7.3	Macro Definition Documentation	314
18.7.4	Typedef Documentation	314
18.7.5	Function Documentation	314
18.8	Hashcrypt Background HASH	318
18.8.1	Overview	318

Section No.	Title	Page No.
18.8.2	Function Documentation	318
18.9	Hashcrypt common functions	320
18.9.1	Overview	320
18.9.2	Macro Definition Documentation	320
18.9.3	Enumeration Type Documentation	322
18.9.4	Function Documentation	322
Chapter 19 IAP: In Application Programming Driver		
19.1	Overview	324
19.2	In Application Programming operation	324
19.3	Typical use case	325
19.3.1	IAP Basic Operations	325
19.4	Data Structure Documentation	329
19.4.1	struct_flash_ecc_log	329
19.4.2	struct_flash_mode_config	329
19.4.3	struct_flash_ffr_config	329
19.4.4	struct_flash_config	329
19.5	Macro Definition Documentation	330
19.5.1	FSL_FLASH_DRIVER_VERSION	330
19.5.2	FSL_FEATURE_FLASH_IP_IS_C040HD_ATFC	330
19.5.3	kStatusGroupGeneric	330
19.5.4	FOUR_CHAR_CODE	330
19.6	Typedef Documentation	331
19.6.1	flash_ecc_log_t	331
19.6.2	flash_mode_config_t	331
19.6.3	flash_ffr_config_t	331
19.6.4	flash_config_t	331
19.7	Enumeration Type Documentation	331
19.7.1	_flash_driver_version_constants	331
19.7.2	_flash_status	331
19.7.3	_flash_driver_api_keys	332
19.7.4	_flash_property_tag	332
19.7.5	_flash_max_erase_page_value	333
19.7.6	_flash_alignment_property	333
19.7.7	_flash_read_ecc_option	333
19.7.8	_flash_read_margin_option	333
19.7.9	_flash_read_dmacc_option	334
19.7.10	_flash_ramp_control_option	334

Section No.	Title	Page No.
19.8	Function Documentation	334
19.8.1	FLASH_Init	334
19.8.2	FLASH_Erase	334
19.8.3	FLASH_Program	335
19.8.4	FLASH_Read	336
19.8.5	FLASH_VerifyErase	337
19.8.6	FLASH_VerifyProgram	338
19.8.7	FLASH_GetProperty	340
19.8.8	BOOTLOADER_UserEntry	340
19.9	IAP_FFR Driver	341
19.9.1	Overview	341
19.9.2	Macro Definition Documentation	342
19.9.3	Enumeration Type Documentation	342
19.9.4	Function Documentation	343
19.10	IAP_KBP Driver	348
19.10.1	Overview	348
19.10.2	Data Structure Documentation	349
19.10.3	Typedef Documentation	350
19.10.4	Enumeration Type Documentation	351
19.10.5	Function Documentation	351
19.11	skboot_authenticate	354
19.11.1	Overview	354
19.11.2	Enumeration Type Documentation	355
19.11.3	Function Documentation	355
 Chapter 20 INPUTMUX: Input Multiplexing Driver		
20.1	Overview	356
20.2	Input Multiplexing Driver operation	356
20.3	Typical use case	356
20.4	Enumeration Type Documentation	358
20.4.1	_inputmux_connection_t	358
20.4.2	_inputmux_signal_t	358
20.5	Function Documentation	358
20.5.1	INPUTMUX_Init	358
20.5.2	INPUTMUX_AttachSignal	359
20.5.3	INPUTMUX_EnableSignal	359
20.5.4	INPUTMUX_Deinit	360

Section No.	Title	Page No.
Chapter 21 LPADC: 12-bit SAR Analog-to-Digital Converter Driver		
21.1	Overview	361
21.2	Typical use case	361
21.2.1	Polling Configuration	361
21.2.2	Interrupt Configuration	361
21.3	Data Structure Documentation	368
21.3.1	struct lpadc_config_t	368
21.3.2	struct lpadc_conv_command_config_t	370
21.3.3	struct lpadc_conv_trigger_config_t	371
21.3.4	struct lpadc_conv_result_t	372
21.3.5	struct _lpadc_calibration_value	372
21.4	Macro Definition Documentation	372
21.4.1	FSL_LPADC_DRIVER_VERSION	372
21.4.2	LPADC_GET_ACTIVE_COMMAND_STATUS	372
21.4.3	LPADC_GET_ACTIVE_TRIGGER_STATUE	372
21.5	Typedef Documentation	372
21.5.1	lpadc_sample_scale_mode_t	372
21.5.2	lpadc_sample_channel_mode_t	373
21.5.3	lpadc_hardware_average_mode_t	373
21.5.4	lpadc_sample_time_mode_t	373
21.5.5	lpadc_hardware_compare_mode_t	373
21.5.6	lpadc_conversion_resolution_mode_t	373
21.5.7	lpadc_conversion_average_mode_t	374
21.5.8	lpadc_reference_voltage_source_t	374
21.5.9	lpadc_power_level_mode_t	374
21.5.10	lpadc_trigger_priority_policy_t	374
21.6	Enumeration Type Documentation	374
21.6.1	_lpadc_status_flags	374
21.6.2	_lpadc_interrupt_enable	375
21.6.3	_lpadc_trigger_status_flags	376
21.6.4	_lpadc_sample_scale_mode	377
21.6.5	_lpadc_sample_channel_mode	378
21.6.6	_lpadc_hardware_average_mode	378
21.6.7	_lpadc_sample_time_mode	378
21.6.8	_lpadc_hardware_compare_mode	379
21.6.9	_lpadc_conversion_resolution_mode	379
21.6.10	_lpadc_conversion_average_mode	379
21.6.11	_lpadc_reference_voltage_mode	380
21.6.12	_lpadc_power_level_mode	380
21.6.13	_lpadc_trigger_priority_policy	380

Section No.	Title	Page No.
21.7	Function Documentation	382
21.7.1	LPADC_Init	382
21.7.2	LPADC_GetDefaultConfig	382
21.7.3	LPADC_Deinit	382
21.7.4	LPADC_Enable	383
21.7.5	LPADC_DoResetFIFO0	383
21.7.6	LPADC_DoResetFIFO1	383
21.7.7	LPADC_DoResetConfig	383
21.7.8	LPADC_GetStatusFlags	384
21.7.9	LPADC_ClearStatusFlags	384
21.7.10	LPADC_GetTriggerStatusFlags	384
21.7.11	LPADC_ClearTriggerStatusFlags	384
21.7.12	LPADC_EnableInterrupts	385
21.7.13	LPADC_DisableInterrupts	385
21.7.14	LPADC_EnableFIFO0WatermarkDMA	385
21.7.15	LPADC_EnableFIFO1WatermarkDMA	385
21.7.16	LPADC_GetConvResultCount	386
21.7.17	LPADC_GetConvResult	386
21.7.18	LPADC_GetConvResultBlocking	386
21.7.19	LPADC_SetConvTriggerConfig	387
21.7.20	LPADC_GetDefaultConvTriggerConfig	387
21.7.21	LPADC_DoSoftwareTrigger	387
21.7.22	LPADC_SetConvCommandConfig	388
21.7.23	LPADC_GetDefaultConvCommandConfig	388
21.7.24	LPADC_SetOffsetValue	389
21.7.25	LPADC_GetOffsetValue	389
21.7.26	LPADC_EnableOffsetCalibration	389
21.7.27	LPADC_DoOffsetCalibration	390
21.7.28	LPADC_DoAutoCalibration	390
21.7.29	LPADC_PrepareAutoCalibration	390
21.7.30	LPADC_FinishAutoCalibration	390
21.7.31	LPADC_GetCalibrationValue	390
21.7.32	LPADC_SetCalibrationValue	391

Chapter 22 CRC: Cyclic Redundancy Check Driver

22.1	Overview	392
22.2	CRC Driver Initialization and Configuration	392
22.3	CRC Write Data	392
22.4	CRC Get Checksum	392
22.5	Comments about API usage in RTOS	393

Section No.	Title	Page No.
22.6	Data Structure Documentation	394
22.6.1	struct_crc_config	394
22.7	Macro Definition Documentation	395
22.7.1	FSL_CRC_DRIVER_VERSION	395
22.7.2	CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT	395
22.8	Typedef Documentation	396
22.8.1	crc_polynomial_t	396
22.8.2	crc_config_t	396
22.9	Enumeration Type Documentation	396
22.9.1	_crc_polynomial	396
22.10	Function Documentation	396
22.10.1	CRC_Init	396
22.10.2	CRC_Deinit	396
22.10.3	CRC_Reset	396
22.10.4	CRC_WriteSeed	397
22.10.5	CRC_GetDefaultConfig	397
22.10.6	CRC_GetConfig	397
22.10.7	CRC_WriteData	397
22.10.8	CRC_Get32bitResult	398
22.10.9	CRC_Get16bitResult	398
 Chapter 23 DMA: Direct Memory Access Controller Driver		
23.1	Overview	399
23.2	Typical use case	399
23.2.1	DMA Operation	399
23.3	Data Structure Documentation	404
23.3.1	struct_dma_descriptor	404
23.3.2	struct_dma_xfercfg	405
23.3.3	struct_dma_channel_trigger	405
23.3.4	struct_dma_channel_config	406
23.3.5	struct_dma_transfer_config	406
23.3.6	struct_dma_handle	406
23.4	Macro Definition Documentation	407
23.4.1	FSL_DMA_DRIVER_VERSION	407
23.4.2	DMA_ALLOCATE_HEAD_DESCRIPTOR	407
23.4.3	DMA_ALLOCATE_HEAD_DESCRIPTOR_AT_NONCACHEABLE	407
23.4.4	DMA_ALLOCATE_LINK_DESCRIPTOR	408
23.4.5	DMA_ALLOCATE_LINK_DESCRIPTOR_AT_NONCACHEABLE	408

Section No.	Title	Page No.
23.4.6	DMA_DESCRIPTOR_END_ADDRESS	408
23.5	Typedef Documentation	408
23.5.1	dma_callback	408
23.6	Enumeration Type Documentation	409
23.6.1	anonymous enum	409
23.6.2	anonymous enum	409
23.6.3	anonymous enum	409
23.6.4	_dma_priority	409
23.6.5	_dma_int	409
23.6.6	_dma_trigger_type	410
23.6.7	anonymous enum	410
23.6.8	_dma_trigger_burst	410
23.6.9	_dma_burst_wrap	411
23.6.10	_dma_transfer_type	411
23.7	Function Documentation	411
23.7.1	DMA_Init	411
23.7.2	DMA_Deinit	411
23.7.3	DMA_InstallDescriptorMemory	412
23.7.4	DMA_ChannelIsActive	412
23.7.5	DMA_ChannelIsBusy	412
23.7.6	DMA_EnableChannelInterrupts	413
23.7.7	DMA_DisableChannelInterrupts	413
23.7.8	DMA_EnableChannel	413
23.7.9	DMA_DisableChannel	413
23.7.10	DMA_EnableChannelPeriphRq	414
23.7.11	DMA_DisableChannelPeriphRq	414
23.7.12	DMA_ConfigureChannelTrigger	414
23.7.13	DMA_SetChannelConfig	415
23.7.14	DMA_SetChannelXferConfig	415
23.7.15	DMA_GetRemainingBytes	415
23.7.16	DMA_SetChannelPriority	416
23.7.17	DMA_GetChannelPriority	416
23.7.18	DMA_SetChannelConfigValid	416
23.7.19	DMA_DoChannelSoftwareTrigger	417
23.7.20	DMA_LoadChannelTransferConfig	417
23.7.21	DMA_CreateDescriptor	417
23.7.22	DMA_SetupDescriptor	418
23.7.23	DMA_SetupChannelDescriptor	419
23.7.24	DMA_LoadChannelDescriptor	419
23.7.25	DMA_AbortTransfer	420
23.7.26	DMA_CreateHandle	420
23.7.27	DMA_SetCallback	420

Section No.	Title	Page No.
23.7.28	DMA_PrepareTransfer	421
23.7.29	DMA_PrepareChannelTransfer	421
23.7.30	DMA_SubmitTransfer	422
23.7.31	DMA_SubmitChannelTransferParameter	422
23.7.32	DMA_SubmitChannelDescriptor	423
23.7.33	DMA_SubmitChannelTransfer	424
23.7.34	DMA_StartTransfer	425
23.7.35	DMA_IRQHandle	425

Chapter 24 GPIO: General Purpose I/O

24.1	Overview	426
24.2	Function groups	426
24.2.1	Initialization and deinitialization	426
24.2.2	Pin manipulation	426
24.2.3	Port manipulation	426
24.2.4	Port masking	426
24.3	Typical use case	426
24.4	Data Structure Documentation	428
24.4.1	struct_gpio_pin_config	428
24.5	Macro Definition Documentation	428
24.5.1	FSL_GPIO_DRIVER_VERSION	428
24.6	Typedef Documentation	428
24.6.1	gpio_pin_config_t	428
24.7	Enumeration Type Documentation	428
24.7.1	_gpio_pin_direction	428
24.8	Function Documentation	428
24.8.1	GPIO_PortInit	428
24.8.2	GPIO_PinInit	429
24.8.3	GPIO_PinWrite	429
24.8.4	GPIO_PinRead	430
24.8.5	GPIO_PortSet	430
24.8.6	GPIO_PortClear	430
24.8.7	GPIO_PortToggle	431

Chapter 25 IOCON: I/O pin configuration

25.1	Overview	432
-------------	-----------------------	------------

Section No.	Title	Page No.
25.2	Function groups	432
25.2.1	Pin mux set	432
25.2.2	Pin mux set	432
25.3	Typical use case	432
25.4	Data Structure Documentation	433
25.4.1	struct_iocon_group	433
25.5	Macro Definition Documentation	434
25.5.1	FSL_IOCON_DRIVER_VERSION	434
25.5.2	IOCON_FUNC0	434
25.6	Function Documentation	434
25.6.1	IOCON_PinMuxSet	434
25.6.2	IOCON_SetPinMuxing	434
 Chapter 26 RTC: Real Time Clock		
26.1	Overview	435
26.2	Function groups	435
26.2.1	Initialization and deinitialization	435
26.2.2	Set & Get Datetime	435
26.2.3	Set & Get Alarm	435
26.2.4	Start & Stop timer	435
26.2.5	Status	436
26.2.6	Interrupt	436
26.2.7	High resolution timer	436
26.3	Typical use case	436
26.3.1	RTC tick example	436
26.4	Data Structure Documentation	438
26.4.1	struct_rtc_datetime	438
26.5	Enumeration Type Documentation	439
26.5.1	_rtc_interrupt_enable	439
26.5.2	_rtc_status_flags	439
26.6	Function Documentation	439
26.6.1	RTC_Init	439
26.6.2	RTC_Deinit	440
26.6.3	RTC_SetDatetime	440
26.6.4	RTC_GetDatetime	440
26.6.5	RTC_SetAlarm	440

Section No.	Title	Page No.
26.6.6	RTC_GetAlarm	441
26.6.7	RTC_EnableWakeupTimer	441
26.6.8	RTC_GetEnabledWakeupTimer	441
26.6.9	RTC_EnableSubsecCounter	442
26.6.10	RTC_GetSubsecValue	442
26.6.11	RTC_SetSecondsTimerMatch	442
26.6.12	RTC_GetSecondsTimerMatch	443
26.6.13	RTC_SetSecondsTimerCount	443
26.6.14	RTC_GetSecondsTimerCount	443
26.6.15	RTC_SetWakeupCount	443
26.6.16	RTC_GetWakeupCount	444
26.6.17	RTC_EnableWakeUpTimerInterruptFromDPD	444
26.6.18	RTC_EnableAlarmTimerInterruptFromDPD	444
26.6.19	RTC_EnableInterrupts	445
26.6.20	RTC_DisableInterrupts	445
26.6.21	RTC_GetEnabledInterrupts	445
26.6.22	RTC_GetStatusFlags	445
26.6.23	RTC_ClearStatusFlags	446
26.6.24	RTC_EnableTimer	446
26.6.25	RTC_StartTimer	446
26.6.26	RTC_StopTimer	448
26.6.27	RTC_Reset	448

Chapter 27 Mailbox

27.1	Overview	449
27.2	Typical use case	449
27.3	Macro Definition Documentation	450
27.3.1	FSL_MAILBOX_DRIVER_VERSION	450
27.4	Function Documentation	450
27.4.1	MAILBOX_Init	450
27.4.2	MAILBOX_Deinit	450
27.4.3	MAILBOX_GetMutex	450
27.4.4	MAILBOX_SetMutex	451

Chapter 28 MRT: Multi-Rate Timer

28.1	Overview	452
28.2	Function groups	452
28.2.1	Initialization and deinitialization	452
28.2.2	Timer period Operations	452

Section No.	Title	Page No.
28.2.3	Start and Stop timer operations	452
28.2.4	Get and release channel	453
28.2.5	Status	453
28.2.6	Interrupt	453
28.3	Typical use case	453
28.3.1	MRT tick example	453
28.4	Data Structure Documentation	455
28.4.1	struct_mrt_config	455
28.5	Typedef Documentation	455
28.5.1	mrt_config_t	455
28.6	Enumeration Type Documentation	456
28.6.1	_mrt_chnl	456
28.6.2	_mrt_timer_mode	456
28.6.3	_mrt_interrupt_enable	456
28.6.4	_mrt_status_flags	456
28.7	Function Documentation	456
28.7.1	MRT_Init	456
28.7.2	MRT_Deinit	457
28.7.3	MRT_GetDefaultConfig	457
28.7.4	MRT_SetupChannelMode	457
28.7.5	MRT_EnableInterrupts	457
28.7.6	MRT_DisableInterrupts	458
28.7.7	MRT_GetEnabledInterrupts	458
28.7.8	MRT_GetStatusFlags	458
28.7.9	MRT_ClearStatusFlags	459
28.7.10	MRT_UpdateTimerPeriod	459
28.7.11	MRT_GetCurrentTimerCount	460
28.7.12	MRT_StartTimer	460
28.7.13	MRT_StopTimer	461
28.7.14	MRT_GetIdleChannel	461
28.7.15	MRT_ReleaseChannel	461
 Chapter 29 OSTIMER: OS Event Timer Driver		
29.1	Overview	463
29.2	Function groups	463
29.2.1	Initialization and deinitialization	463
29.2.2	OSTIMER status	463
29.2.3	OSTIMER set match value	463
29.2.4	OSTIMER get timer count	463

Section No.	Title	Page No.
29.3	Typical use case	464
29.4	Macro Definition Documentation	465
29.4.1	FSL_OSTIMER_DRIVER_VERSION	465
29.5	Typedef Documentation	465
29.5.1	ostimer_callback_t	465
29.6	Enumeration Type Documentation	465
29.6.1	_ostimer_flags	465
29.7	Function Documentation	465
29.7.1	OSTIMER_Init	465
29.7.2	OSTIMER_Deinit	465
29.7.3	OSTIMER_GrayToDecimal	465
29.7.4	OSTIMER_DecimalToGray	466
29.7.5	OSTIMER_GetStatusFlags	466
29.7.6	OSTIMER_ClearStatusFlags	466
29.7.7	OSTIMER_SetMatchRawValue	467
29.7.8	OSTIMER_SetMatchValue	467
29.7.9	OSTIMER_SetMatchRegister	468
29.7.10	OSTIMER_EnableMatchInterrupt	468
29.7.11	OSTIMER_DisableMatchInterrupt	468
29.7.12	OSTIMER_GetCurrentTimerRawValue	469
29.7.13	OSTIMER_GetCurrentTimerValue	469
29.7.14	OSTIMER_GetCaptureRawValue	469
29.7.15	OSTIMER_GetCaptureValue	470
29.7.16	OSTIMER_HandleIRQ	470
 Chapter 30 PINT: Pin Interrupt and Pattern Match Driver		
30.1	Overview	471
30.2	Pin Interrupt and Pattern match Driver operation	471
30.2.1	Pin Interrupt use case	471
30.2.2	Pattern match use case	471
30.3	Typedef Documentation	474
30.3.1	pint_cb_t	474
30.4	Enumeration Type Documentation	475
30.4.1	_pint_pin_enable	475
30.4.2	_pint_int	475
30.4.3	_pint_pmatch_input_src	475
30.4.4	_pint_pmatch_bslice	476
30.4.5	_pint_pmatch_bslice_cfg	476

Section No.	Title	Page No.
30.5	Function Documentation	476
30.5.1	PINT_Init	476
30.5.2	PINT_PinInterruptConfig	477
30.5.3	PINT_PinInterruptGetConfig	477
30.5.4	PINT_PinInterruptClrStatus	477
30.5.5	PINT_PinInterruptGetStatus	478
30.5.6	PINT_PinInterruptClrStatusAll	478
30.5.7	PINT_PinInterruptGetStatusAll	478
30.5.8	PINT_PinInterruptClrFallFlag	479
30.5.9	PINT_PinInterruptGetFallFlag	479
30.5.10	PINT_PinInterruptClrFallFlagAll	480
30.5.11	PINT_PinInterruptGetFallFlagAll	481
30.5.12	PINT_PinInterruptClrRiseFlag	481
30.5.13	PINT_PinInterruptGetRiseFlag	482
30.5.14	PINT_PinInterruptClrRiseFlagAll	483
30.5.15	PINT_PinInterruptGetRiseFlagAll	483
30.5.16	PINT_PatternMatchConfig	484
30.5.17	PINT_PatternMatchGetConfig	485
30.5.18	PINT_PatternMatchGetStatus	485
30.5.19	PINT_PatternMatchGetStatusAll	486
30.5.20	PINT_PatternMatchResetDetectLogic	487
30.5.21	PINT_PatternMatchEnable	487
30.5.22	PINT_PatternMatchDisable	487
30.5.23	PINT_PatternMatchEnableRXEV	488
30.5.24	PINT_PatternMatchDisableRXEV	488
30.5.25	PINT_EnableCallback	488
30.5.26	PINT_DisableCallback	489
30.5.27	PINT_Deinit	489
30.5.28	PINT_EnableCallbackByIndex	489
30.5.29	PINT_DisableCallbackByIndex	490

Chapter 31 PLU: Programmable Logic Unit

31.1	Overview	491
31.2	Function groups	491
31.2.1	Initialization and de-initialization	491
31.2.2	Set input/output source and Truth Table	491
31.2.3	Read current Output State	491
31.2.4	Wake-up/Interrupt Control	491
31.3	Typical use case	492
31.3.1	PLU combination example	492
31.4	Data Structure Documentation	497

Section No.	Title	Page No.
31.4.1	struct <code>_plu_wakeint_config</code>	497
31.5	Typedef Documentation	497
31.5.1	<code>plu_lut_in_index_t</code>	497
31.5.2	<code>plu_wakeint_filter_mode_t</code>	497
31.5.3	<code>plu_wakeint_filter_clock_source_t</code>	497
31.5.4	<code>plu_wakeint_config_t</code>	497
31.6	Enumeration Type Documentation	497
31.6.1	<code>_plu_lut_index</code>	497
31.6.2	<code>_plu_lut_in_index</code>	498
31.6.3	<code>_plu_lut_input_source</code>	498
31.6.4	<code>_plu_output_index</code>	499
31.6.5	<code>_plu_output_source</code>	500
31.6.6	<code>_plu_interrupt_mask</code>	500
31.6.7	<code>_plu_wakeint_filter_mode</code>	501
31.6.8	<code>_plu_wakeint_filter_clock_source</code>	501
31.7	Function Documentation	501
31.7.1	<code>PLU_Init</code>	501
31.7.2	<code>PLU_Deinit</code>	502
31.7.3	<code>PLU_SetLutInputSource</code>	502
31.7.4	<code>PLU_SetOutputSource</code>	502
31.7.5	<code>PLU_SetLutTruthTable</code>	503
31.7.6	<code>PLU_ReadOutputState</code>	503
31.7.7	<code>PLU_GetDefaultWakeIntConfig</code>	503
31.7.8	<code>PLU_EnableWakeIntRequest</code>	504
31.7.9	<code>PLU_LatchInterrupt</code>	504
31.7.10	<code>PLU_ClearLatchedInterrupt</code>	504
 Chapter 32 POWERQUAD: PowerQuad hardware accelerator		
32.1	Overview	506
32.2	Function groups	507
32.2.1	POWERQUAD functional Operation	507
32.3	Data Structure Documentation	514
32.3.1	struct <code>pq_prescale_t</code>	514
32.3.2	struct <code>pq_config_t</code>	514
32.3.3	struct <code>_pq_biquad_param</code>	515
32.3.4	struct <code>_pq_biquad_state</code>	516
32.3.5	struct <code>pq_biquad_cascade_df2_instance</code>	516
32.3.6	union <code>_pq_float</code>	516
32.4	Macro Definition Documentation	517

Section No.	Title	Page No.
32.4.1	FSL_POWERQUAD_DRIVER_VERSION	517
32.4.2	PQ_Initiate_Vector_Func	517
32.4.3	PQ_End_Vector_Func	517
32.4.4	PQ_StartVector	517
32.4.5	PQ_StartVectorFixed16	518
32.4.6	PQ_StartVectorQ15	518
32.4.7	PQ_EndVector	520
32.4.8	PQ_Vector8F32	520
32.4.9	PQ_Vector8Fixed32	520
32.4.10	PQ_Vector8Fixed16	521
32.4.11	PQ_Vector8Q15	521
32.4.12	PQ_DF2_Vector8_FP	521
32.4.13	PQ_DF2_Vector8_FX	522
32.4.14	PQ_Vector8BiquadDf2F32	522
32.4.15	PQ_Vector8BiquadDf2Fixed32	523
32.4.16	PQ_Vector8BiquadDf2Fixed16	523
32.4.17	PQ_DF2_Cascade_Vector8_FP	524
32.4.18	PQ_DF2_Cascade_Vector8_FX	524
32.4.19	PQ_Vector8BiquadDf2CascadeF32	525
32.4.20	PQ_Vector8BiquadDf2CascadeFixed32	526
32.4.21	PQ_Vector8BiquadDf2CascadeFixed16	526
32.4.22	POWERQUAD_MAKE_MATRIX_LEN	527
32.4.23	PQ_Q31_2_FLOAT	527
32.4.24	PQ_Q15_2_FLOAT	527
32.5	Typedef Documentation	527
32.5.1	pq_biquad_param_t	527
32.5.2	pq_biquad_state_t	527
32.6	Enumeration Type Documentation	527
32.6.1	pq_computationengine_t	527
32.6.2	pq_format_t	528
32.6.3	pq_cordic_iter_t	528
32.7	Function Documentation	528
32.7.1	PQ_GetDefaultConfig	528
32.7.2	PQ_SetConfig	528
32.7.3	PQ_SetCoprocesorScaler	529
32.7.4	PQ_Init	529
32.7.5	PQ_Deinit	529
32.7.6	PQ_SetFormat	529
32.7.7	PQ_WaitDone	530
32.7.8	PQ_LnF32	530
32.7.9	PQ_InvF32	530
32.7.10	PQ_SqrtF32	530

Section No.	Title	Page No.
32.7.11	PQ_InvSqrtF32	531
32.7.12	PQ_EtoxF32	531
32.7.13	PQ_EtonxF32	531
32.7.14	PQ_SinF32	531
32.7.15	PQ_CosF32	532
32.7.16	PQ_BiquadF32	532
32.7.17	PQ_DivF32	532
32.7.18	PQ_Biquad1F32	533
32.7.19	PQ_LnFixed	533
32.7.20	PQ_InvFixed	533
32.7.21	PQ_SqrtFixed	533
32.7.22	PQ_InvSqrtFixed	534
32.7.23	PQ_EtoxFixed	534
32.7.24	PQ_EtonxFixed	534
32.7.25	PQ_SinQ31	534
32.7.26	PQ_SinQ15	535
32.7.27	PQ_CosQ31	535
32.7.28	PQ_CosQ15	535
32.7.29	PQ_BiquadFixed	535
32.7.30	PQ_VectorLnF32	536
32.7.31	PQ_VectorInvF32	536
32.7.32	PQ_VectorSqrtF32	536
32.7.33	PQ_VectorInvSqrtF32	536
32.7.34	PQ_VectorEtoxF32	537
32.7.35	PQ_VectorEtonxF32	537
32.7.36	PQ_VectorSinF32	537
32.7.37	PQ_VectorCosF32	537
32.7.38	PQ_VectorLnFixed32	538
32.7.39	PQ_VectorInvFixed32	538
32.7.40	PQ_VectorSqrtFixed32	538
32.7.41	PQ_VectorInvSqrtFixed32	538
32.7.42	PQ_VectorEtoxFixed32	539
32.7.43	PQ_VectorEtonxFixed32	539
32.7.44	PQ_VectorSinQ15	539
32.7.45	PQ_VectorCosQ15	539
32.7.46	PQ_VectorSinQ31	540
32.7.47	PQ_VectorCosQ31	540
32.7.48	PQ_VectorLnFixed16	540
32.7.49	PQ_VectorInvFixed16	540
32.7.50	PQ_VectorSqrtFixed16	541
32.7.51	PQ_VectorInvSqrtFixed16	541
32.7.52	PQ_VectorEtoxFixed16	541
32.7.53	PQ_VectorEtonxFixed16	542
32.7.54	PQ_VectorBiquadDf2F32	543
32.7.55	PQ_VectorBiquadDf2Fixed32	543

Section No.	Title	Page No.
32.7.56	PQ_VectorBiquadDf2Fixed16	543
32.7.57	PQ_VectorBiquadCascadeDf2F32	543
32.7.58	PQ_VectorBiquadCascadeDf2Fixed32	544
32.7.59	PQ_VectorBiquadCascadeDf2Fixed16	544
32.7.60	PQ_ArctanFixed	544
32.7.61	PQ_ArctanhFixed	545
32.7.62	PQ_Arctan2Fixed	545
32.7.63	PQ_Biquad1Fixed	546
32.7.64	PQ_TransformCFFT	546
32.7.65	PQ_TransformRFFT	547
32.7.66	PQ_TransformIFFT	547
32.7.67	PQ_TransformCDCT	547
32.7.68	PQ_TransformRDCT	548
32.7.69	PQ_TransformIDCT	548
32.7.70	PQ_BiquadBackUpInternalState	548
32.7.71	PQ_BiquadRestoreInternalState	549
32.7.72	PQ_BiquadCascadeDf2Init	549
32.7.73	PQ_BiquadCascadeDf2F32	549
32.7.74	PQ_BiquadCascadeDf2Fixed32	550
32.7.75	PQ_BiquadCascadeDf2Fixed16	551
32.7.76	PQ_FIR	551
32.7.77	PQ_FIRIncrement	552
32.7.78	PQ_MatrixAddition	552
32.7.79	PQ_MatrixSubtraction	552
32.7.80	PQ_MatrixMultiplication	553
32.7.81	PQ_MatrixProduct	553
32.7.82	PQ_VectorDotProduct	554
32.7.83	PQ_MatrixInversion	555
32.7.84	PQ_MatrixTranspose	555
32.7.85	PQ_MatrixScale	556

Chapter 33 PRINCE: PRINCE bus crypto engine

33.1	Overview	558
33.2	Macro Definition Documentation	560
33.2.1	FSL_PRINCE_DRIVER_VERSION	560
33.3	Typedef Documentation	561
33.3.1	skboot_status_t	561
33.3.2	secure_bool_t	561
33.3.3	prince_region_t	561
33.3.4	prince_lock_t	561
33.3.5	prince_flags_t	561

Section No.	Title	Page No.
33.4	Enumeration Type Documentation	561
33.4.1	_skboot_status	561
33.4.2	_secure_bool	561
33.4.3	_prince_region	562
33.4.4	_prince_lock	562
33.4.5	_prince_flags	562
33.5	Function Documentation	562
33.5.1	PRINCE_EncryptEnable	562
33.5.2	PRINCE_EncryptDisable	563
33.5.3	PRINCE_IsEncryptEnable	563
33.5.4	PRINCE_SetMask	563
33.5.5	PRINCE_SetLock	563
33.5.6	PRINCE_GenNewIV	564
33.5.7	PRINCE_LoadIV	564
33.5.8	PRINCE_SetEncryptForAddressRange	565
33.5.9	PRINCE_GetRegionSREnable	565
33.5.10	PRINCE_GetRegionBaseAddress	566
33.5.11	PRINCE_SetRegionIV	567
33.5.12	PRINCE_SetRegionBaseAddress	567
33.5.13	PRINCE_SetRegionSREnable	567
33.5.14	PRINCE_FlashEraseWithChecker	568
33.5.15	PRINCE_FlashProgramWithChecker	569
Chapter 34	PUF: Physical Unclonable Function	
34.1	Overview	570
34.2	PUF Driver Initialization and deinitialization	570
34.3	Comments about API usage in RTOS	570
34.4	Comments about API usage in interrupt handler	570
34.5	PUF Driver Examples	570
34.5.1	Simple examples	570
34.6	Macro Definition Documentation	571
34.6.1	FSL_PUF_DRIVER_VERSION	571
34.6.2	PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE	572
34.7	Typedef Documentation	572
34.7.1	puf_key_slot_t	572
34.8	Enumeration Type Documentation	572
34.8.1	_puf_key_slot	572

Section No.	Title	Page No.
34.8.2	anonymous enum	572
Chapter 35 RNG: Random Number Generator		
35.1	Overview	573
35.2	Get random data from RNG	573
35.3	Macro Definition Documentation	573
35.3.1	FSL_RNG_DRIVER_VERSION	573
35.4	Function Documentation	574
35.4.1	RNG_Init	574
35.4.2	RNG_Deinit	574
35.4.3	RNG_GetRandomData	574
35.4.4	RNG_GetRandomWord	575
Chapter 36 SCTimer: SCTimer/PWM (SCT)		
36.1	Overview	576
36.2	Function groups	576
36.2.1	Initialization and deinitialization	576
36.2.2	PWM Operations	576
36.2.3	Status	576
36.2.4	Interrupt	576
36.3	SCTimer State machine and operations	577
36.3.1	SCTimer event operations	577
36.3.2	SCTimer state operations	577
36.3.3	SCTimer action operations	577
36.4	16-bit counter mode	577
36.5	Typical use case	578
36.5.1	PWM output	578
36.6	Data Structure Documentation	584
36.6.1	struct_sctimer_pwm_signal_param	584
36.6.2	struct_sctimer_config	584
36.7	Typedef Documentation	585
36.7.1	sctimer_counter_t	585
36.7.2	sctimer_conflict_resolution_t	585
36.7.3	sctimer_event_active_direction_t	586
36.7.4	sctimer_event_callback_t	586

Section No.	Title	Page No.
36.7.5	sctimer_config_t	586
36.8	Enumeration Type Documentation	586
36.8.1	_sctimer_pwm_mode	586
36.8.2	_sctimer_counter	586
36.8.3	_sctimer_input	586
36.8.4	_sctimer_out	587
36.8.5	_sctimer_pwm_level_select	587
36.8.6	_sctimer_clock_mode	587
36.8.7	_sctimer_clock_select	587
36.8.8	_sctimer_conflict_resolution	588
36.8.9	_sctimer_event_active_direction	588
36.8.10	_sctimer_interrupt_enable	588
36.8.11	_sctimer_status_flags	589
36.9	Function Documentation	589
36.9.1	SCTIMER_Init	589
36.9.2	SCTIMER_Deinit	590
36.9.3	SCTIMER_GetDefaultConfig	590
36.9.4	SCTIMER_SetupPwm	590
36.9.5	SCTIMER_UpdatePwmDutycycle	591
36.9.6	SCTIMER_EnableInterrupts	591
36.9.7	SCTIMER_DisableInterrupts	592
36.9.8	SCTIMER_GetEnabledInterrupts	592
36.9.9	SCTIMER_GetStatusFlags	592
36.9.10	SCTIMER_ClearStatusFlags	593
36.9.11	SCTIMER_StartTimer	594
36.9.12	SCTIMER_StopTimer	594
36.9.13	SCTIMER_CreateAndScheduleEvent	594
36.9.14	SCTIMER_ScheduleEvent	595
36.9.15	SCTIMER_IncreaseState	595
36.9.16	SCTIMER_GetCurrentState	596
36.9.17	SCTIMER_SetCounterState	597
36.9.18	SCTIMER_GetCounterState	597
36.9.19	SCTIMER_SetupCaptureAction	597
36.9.20	SCTIMER_SetCallback	598
36.9.21	SCTIMER_SetupStateLdMethodAction	598
36.9.22	SCTIMER_SetupNextStateActionwithLdMethod	599
36.9.23	SCTIMER_SetupNextStateAction	599
36.9.24	SCTIMER_SetupEventActiveDirection	600
36.9.25	SCTIMER_SetupOutputSetAction	600
36.9.26	SCTIMER_SetupOutputClearAction	600
36.9.27	SCTIMER_SetupOutputToggleAction	601
36.9.28	SCTIMER_SetupCounterLimitAction	602
36.9.29	SCTIMER_SetupCounterStopAction	602

Section No.	Title	Page No.
36.9.30	SCTIMER_SetupCounterStartAction	602
36.9.31	SCTIMER_SetupCounterHaltAction	603
36.9.32	SCTIMER_SetupDmaTriggerAction	603
36.9.33	SCTIMER_SetCOUNTValue	603
36.9.34	SCTIMER_GetCOUNTValue	604
36.9.35	SCTIMER_SetEventInState	604
36.9.36	SCTIMER_ClearEventInState	604
36.9.37	SCTIMER_GetEventInState	605
36.9.38	SCTIMER_EventHandleIRQ	605
Chapter 37 SDIF: SD/MMC/SDIO card interface		
37.1	Overview	606
37.2	Typical use case	606
37.2.1	sdif Operation	606
37.3	Data Structure Documentation	613
37.3.1	struct_sdif_dma_descriptor	613
37.3.2	struct_sdif_dma_config	613
37.3.3	struct_sdif_data	613
37.3.4	struct_sdif_command	614
37.3.5	struct_sdif_transfer	614
37.3.6	struct_sdif_config	615
37.3.7	struct_sdif_capability	615
37.3.8	struct_sdif_transfer_callback	615
37.3.9	struct_sdif_handle	616
37.3.10	struct_sdif_host	616
37.4	Macro Definition Documentation	616
37.4.1	FSL_SDIF_DRIVER_VERSION	616
37.4.2	SDIF_CLOCK_RANGE_NEED_DELAY	616
37.4.3	SDIF_HIGHSPEED_SAMPLE_DELAY	617
37.4.4	SDIF_HIGHSPEED_DRV_DELAY	617
37.4.5	SDIF_DEFAULT_MODE_SAMPLE_DELAY	617
37.5	Typedef Documentation	617
37.5.1	sdif_dma_config_t	617
37.5.2	sdif_command_t	617
37.5.3	sdif_capability_t	617
37.5.4	sdif_transfer_callback_t	617
37.5.5	sdif_handle_t	617
37.5.6	sdif_transfer_function_t	618
37.6	Enumeration Type Documentation	618

Section No.	Title	Page No.
37.6.1	anonymous enum	618
37.6.2	anonymous enum	618
37.6.3	anonymous enum	618
37.6.4	_sdif_bus_width	619
37.6.5	anonymous enum	619
37.6.6	anonymous enum	619
37.6.7	anonymous enum	620
37.6.8	anonymous enum	620
37.6.9	anonymous enum	621
37.6.10	anonymous enum	621
37.7	Function Documentation	621
37.7.1	SDIF_Init	621
37.7.2	SDIF_Deinit	621
37.7.3	SDIF_SendCardActive	622
37.7.4	SDIF_EnableCardClock	622
37.7.5	SDIF_EnableCard1Clock	622
37.7.6	SDIF_EnableLowPowerMode	622
37.7.7	SDIF_EnableCard1LowPowerMode	623
37.7.8	SDIF_EnableCardPower	624
37.7.9	SDIF_EnableCard1Power	624
37.7.10	SDIF_SetCardBusWidth	624
37.7.11	SDIF_SetCard1BusWidth	624
37.7.12	SDIF_DetectCardInsert	625
37.7.13	SDIF_DetectCard1Insert	625
37.7.14	SDIF_SetCardClock	625
37.7.15	SDIF_Reset	626
37.7.16	SDIF_GetCardWriteProtect	626
37.7.17	SDIF_AssertHardwareReset	626
37.7.18	SDIF_SendCommand	626
37.7.19	SDIF_EnableGlobalInterrupt	627
37.7.20	SDIF_EnableInterrupt	627
37.7.21	SDIF_DisableInterrupt	627
37.7.22	SDIF_GetInterruptStatus	627
37.7.23	SDIF_GetEnabledInterruptStatus	628
37.7.24	SDIF_ClearInterruptStatus	628
37.7.25	SDIF_TransferCreateHandle	628
37.7.26	SDIF_EnableDmaInterrupt	628
37.7.27	SDIF_DisableDmaInterrupt	629
37.7.28	SDIF_GetInternalDMAStatus	629
37.7.29	SDIF_GetEnabledDMAInterruptStatus	629
37.7.30	SDIF_ClearInternalDMAStatus	629
37.7.31	SDIF_InternalDMAConfig	630
37.7.32	SDIF_EnableInternalDMA	630
37.7.33	SDIF_SendReadWait	630

Section No.	Title	Page No.
37.7.34	SDIF_AbortReadData	630
37.7.35	SDIF_EnableCEATAInterrupt	631
37.7.36	SDIF_TransferNonBlocking	631
37.7.37	SDIF_TransferBlocking	631
37.7.38	SDIF_ReleaseDMADescriptor	632
37.7.39	SDIF_GetCapability	632
37.7.40	SDIF_GetControllerStatus	632
37.7.41	SDIF_SendCCSD	632
37.7.42	SDIF_ConfigClockDelay	632

Chapter 38 SYSTCL: I2S bridging and signal sharing Configuration

38.1	Overview	634
38.2	Macro Definition Documentation	636
38.2.1	FSL_SYSTCL_DRIVER_VERSION	636
38.3	Enumeration Type Documentation	636
38.3.1	_sysctl_share_set_index	636
38.3.2	_sysctl_fctrlsel_signal	636
38.3.3	_sysctl_share_src	636
38.3.4	_sysctl_dataout_mask	636
38.3.5	_sysctl_sharedctrlset_signal	637
38.4	Function Documentation	637
38.4.1	SYSTCL_Init	637
38.4.2	SYSTCL_Deinit	637
38.4.3	SYSTCL_SetFlexcommShareSet	637
38.4.4	SYSTCL_SetShareSet	638
38.4.5	SYSTCL_SetShareSetSrc	638
38.4.6	SYSTCL_SetShareSignalSrc	638

Chapter 39 UTICK: MictoTick Timer Driver

39.1	Overview	640
39.2	Typical use case	640
39.3	Macro Definition Documentation	641
39.3.1	FSL_UTICK_DRIVER_VERSION	641
39.4	Typedef Documentation	641
39.4.1	utick_mode_t	641
39.4.2	utick_callback_t	641
39.5	Enumeration Type Documentation	641

Section No.	Title	Page No.
39.5.1	<code>_utick_mode</code>	641
39.6	Function Documentation	641
39.6.1	<code>UTICK_Init</code>	641
39.6.2	<code>UTICK_Deinit</code>	641
39.6.3	<code>UTICK_GetStatusFlags</code>	641
39.6.4	<code>UTICK_ClearStatusFlags</code>	642
39.6.5	<code>UTICK_SetTick</code>	642
39.6.6	<code>UTICK_HandleIRQ</code>	642
Chapter 40 WWDT: Windowed Watchdog Timer Driver		
40.1	Overview	644
40.2	Function groups	644
40.2.1	Initialization and deinitialization	644
40.2.2	Status	644
40.2.3	Interrupt	644
40.2.4	Watch dog Refresh	644
40.3	Typical use case	644
40.4	Data Structure Documentation	646
40.4.1	<code>struct _wwdt_config</code>	646
40.5	Macro Definition Documentation	646
40.5.1	<code>FSL_WWDT_DRIVER_VERSION</code>	646
40.6	Typedef Documentation	646
40.6.1	<code>wwdt_config_t</code>	646
40.7	Enumeration Type Documentation	646
40.7.1	<code>_wwdt_status_flags_t</code>	646
40.8	Function Documentation	647
40.8.1	<code>WWDT_GetDefaultConfig</code>	647
40.8.2	<code>WWDT_Init</code>	647
40.8.3	<code>WWDT_Deinit</code>	647
40.8.4	<code>WWDT_Enable</code>	648
40.8.5	<code>WWDT_Disable</code>	648
40.8.6	<code>WWDT_GetStatusFlags</code>	648
40.8.7	<code>WWDT_ClearStatusFlags</code>	649
40.8.8	<code>WWDT_SetWarningValue</code>	649
40.8.9	<code>WWDT_SetTimeoutValue</code>	649
40.8.10	<code>WWDT_SetWindowValue</code>	651
40.8.11	<code>WWDT_Refresh</code>	651

Section No.	Title	Page No.
Chapter 41 Debug Console		
41.1	Overview	652
41.2	Function groups	652
41.2.1	Initialization	652
41.2.2	Advanced Feature	653
41.2.3	SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART	657
41.3	Typical use case	658
41.4	Macro Definition Documentation	660
41.4.1	DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN	660
41.4.2	DEBUGCONSOLE_REDIRECT_TO_SDK	660
41.4.3	DEBUGCONSOLE_DISABLE	660
41.4.4	SDK_DEBUGCONSOLE	660
41.4.5	PRINTF	660
41.5	Function Documentation	660
41.5.1	DbgConsole_Init	660
41.5.2	DbgConsole_Deinit	661
41.5.3	DbgConsole_EnterLowpower	661
41.5.4	DbgConsole_ExitLowpower	662
41.5.5	DbgConsole_Printf	662
41.5.6	DbgConsole_Vprintf	662
41.5.7	DbgConsole_Putchar	662
41.5.8	DbgConsole_Scanf	663
41.5.9	DbgConsole_Getchar	663
41.5.10	DbgConsole_BlockingPrintf	664
41.5.11	DbgConsole_BlockingVprintf	664
41.5.12	DbgConsole_Flush	664
41.5.13	DbgConsole_TryGetchar	665
41.6	debug console configuration	667
41.6.1	Overview	667
41.6.2	Macro Definition Documentation	668
41.7	Semihosting	670
41.7.1	Guide Semihosting for IAR	670
41.7.2	Guide Semihosting for Keil μ Vision	670
41.7.3	Guide Semihosting for MCUXpresso IDE	671
41.7.4	Guide Semihosting for ARMGCC	671
41.8	SWO	674
41.8.1	Guide SWO for SDK	674
41.8.2	Guide SWO for Keil μ Vision	675

Section No.	Title	Page No.
41.8.3	Guide SWO for MCUXpresso IDE	676
41.8.4	Guide SWO for ARMGCC	676
 Chapter 42 Notification Framework		
42.1	Overview	677
42.2	Notifier Overview	677
42.3	Data Structure Documentation	680
42.3.1	struct_notifier_notification_block	680
42.3.2	struct_notifier_callback_config	680
42.3.3	struct_notifier_handle	681
42.4	Typedef Documentation	682
42.4.1	notifier_policy_t	682
42.4.2	notifier_notification_type_t	682
42.4.3	notifier_callback_type_t	682
42.4.4	notifier_user_config_t	683
42.4.5	notifier_user_function_t	683
42.4.6	notifier_notification_block_t	683
42.4.7	notifier_callback_t	683
42.4.8	notifier_callback_config_t	684
42.4.9	notifier_handle_t	684
42.5	Enumeration Type Documentation	684
42.5.1	_notifier_status	684
42.5.2	_notifier_policy	684
42.5.3	_notifier_notification_type	685
42.5.4	_notifier_callback_type	685
42.6	Function Documentation	685
42.6.1	NOTIFIER_CreateHandle	685
42.6.2	NOTIFIER_SwitchConfig	686
42.6.3	NOTIFIER_GetErrorCallbackIndex	687
 Chapter 43 Shell		
43.1	Overview	688
43.2	Function groups	688
43.2.1	Initialization	688
43.2.2	Advanced Feature	688
43.2.3	Shell Operation	688
43.3	Data Structure Documentation	690

Section No.	Title	Page No.
43.3.1	struct_shell_command	690
43.4	Macro Definition Documentation	691
43.4.1	SHELL_NON_BLOCKING_MODE	691
43.4.2	SHELL_AUTO_COMPLETE	691
43.4.3	SHELL_BUFFER_SIZE	691
43.4.4	SHELL_MAX_ARGS	691
43.4.5	SHELL_HISTORY_COUNT	691
43.4.6	SHELL_HANDLE_SIZE	691
43.4.7	SHELL_USE_COMMON_TASK	692
43.4.8	SHELL_TASK_PRIORITY	692
43.4.9	SHELL_TASK_STACK_SIZE	692
43.4.10	SHELL_HANDLE_DEFINE	692
43.4.11	SHELL_COMMAND_DEFINE	692
43.4.12	SHELL_COMMAND	693
43.5	Typedef Documentation	693
43.5.1	cmd_function_t	693
43.5.2	shell_command_t	693
43.6	Enumeration Type Documentation	693
43.6.1	_shell_status	693
43.7	Function Documentation	694
43.7.1	SHELL_Init	694
43.7.2	SHELL_RegisterCommand	694
43.7.3	SHELL_UnregisterCommand	695
43.7.4	SHELL_Write	695
43.7.5	SHELL_Printf	696
43.7.6	SHELL_WriteSynchronization	696
43.7.7	SHELL_PrintfSynchronization	696
43.7.8	SHELL_ChangePrompt	697
43.7.9	SHELL_PrintPrompt	697
43.7.10	SHELL_Task	697
43.7.11	SHELL_checkRunningInIsr	698
 Chapter 44 Cards: Secure Digital Card/Embedded MultiMedia Card/SDIO Card		
44.1	Overview	699
44.2	SDIO Card Driver	700
44.2.1	Overview	700
44.2.2	SDIO CARD Operation	700
44.2.3	Data Structure Documentation	703
44.2.4	Macro Definition Documentation	704

Section No.	Title	Page No.
44.2.5	Enumeration Type Documentation	704
44.2.6	Function Documentation	704
44.3	SD Card Driver	720
44.3.1	Overview	720
44.3.2	SD CARD Operation	720
44.3.3	Data Structure Documentation	723
44.3.4	Macro Definition Documentation	724
44.3.5	Typedef Documentation	724
44.3.6	Enumeration Type Documentation	724
44.3.7	Function Documentation	725
44.4	MMC Card Driver	735
44.4.1	Overview	735
44.4.2	MMC CARD Operation	735
44.4.3	Data Structure Documentation	738
44.4.4	Macro Definition Documentation	739
44.4.5	Typedef Documentation	739
44.4.6	Enumeration Type Documentation	739
44.4.7	Function Documentation	740
44.5	SDMMC HOST Driver	753
44.5.1	Overview	753
44.6	SDMMC OSA	754
44.6.1	Overview	754
44.6.2	Data Structure Documentation	755
44.6.3	Function Documentation	755
44.6.4	SDIF HOST Adapter Driver	760
44.7	SDMMC Common	771
44.7.1	Overview	771
44.7.2	Data Structure Documentation	793
44.7.3	Macro Definition Documentation	808
44.7.4	Typedef Documentation	808
44.7.5	Enumeration Type Documentation	808
44.7.6	Function Documentation	826
 Chapter 45 CODEC Driver		
45.1	Overview	829
45.2	CODEC Common Driver	830
45.2.1	Overview	830
45.2.2	Data Structure Documentation	835
45.2.3	Macro Definition Documentation	836

Section No.	Title	Page No.
45.2.4	Typedef Documentation	836
45.2.5	Enumeration Type Documentation	836
45.2.6	Function Documentation	841
45.3	CODEC I2C Driver	847
45.3.1	Overview	847
45.3.2	Data Structure Documentation	848
45.3.3	Typedef Documentation	848
45.3.4	Enumeration Type Documentation	848
45.3.5	Function Documentation	849
45.4	CS42888 Driver	852
45.4.1	Overview	852
45.4.2	Data Structure Documentation	854
45.4.3	Macro Definition Documentation	856
45.4.4	Typedef Documentation	856
45.4.5	Enumeration Type Documentation	856
45.4.6	Function Documentation	857
45.4.7	CS42888 Adapter	864
45.5	DA7212 Driver	872
45.5.1	Overview	872
45.5.2	Data Structure Documentation	875
45.5.3	Macro Definition Documentation	877
45.5.4	Enumeration Type Documentation	877
45.5.5	Function Documentation	879
45.5.6	DA7212 Adapter	884
45.6	SGTL5000 Driver	892
45.6.1	Overview	892
45.6.2	Data Structure Documentation	894
45.6.3	Macro Definition Documentation	896
45.6.4	Typedef Documentation	896
45.6.5	Enumeration Type Documentation	896
45.6.6	Function Documentation	898
45.6.7	SGTL5000 Adapter	904
45.7	WM8960 Driver	912
45.7.1	Overview	912
45.7.2	Data Structure Documentation	916
45.7.3	Macro Definition Documentation	917
45.7.4	Typedef Documentation	917
45.7.5	Enumeration Type Documentation	918
45.7.6	Function Documentation	920
45.7.7	WM8960 Adapter	927

Section No.	Title	Page No.
45.8	WM8904 Driver	935
45.8.1	Overview	935
45.8.2	Data Structure Documentation	939
45.8.3	Macro Definition Documentation	941
45.8.4	Typedef Documentation	941
45.8.5	Enumeration Type Documentation	941
45.8.6	Function Documentation	944
45.8.7	WM8904 Adapter	953
Chapter 46 Serial Manager		
46.1	Overview	961
46.2	Data Structure Documentation	964
46.2.1	struct_serial_manager_config	964
46.2.2	struct_serial_manager_callback_message	965
46.3	Macro Definition Documentation	965
46.3.1	SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE	965
46.3.2	SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE	965
46.3.3	SERIAL_MANAGER_USE_COMMON_TASK	965
46.3.4	SERIAL_MANAGER_HANDLE_SIZE	965
46.3.5	SERIAL_MANAGER_HANDLE_DEFINE	965
46.3.6	SERIAL_MANAGER_WRITE_HANDLE_DEFINE	966
46.3.7	SERIAL_MANAGER_READ_HANDLE_DEFINE	966
46.3.8	SERIAL_MANAGER_TASK_PRIORITY	967
46.3.9	SERIAL_MANAGER_TASK_STACK_SIZE	967
46.4	Enumeration Type Documentation	967
46.4.1	_serial_port_type	967
46.4.2	_serial_manager_type	967
46.4.3	_serial_manager_status	967
46.5	Function Documentation	968
46.5.1	SerialManager_Init	968
46.5.2	SerialManager_Deinit	969
46.5.3	SerialManager_OpenWriteHandle	969
46.5.4	SerialManager_CloseWriteHandle	971
46.5.5	SerialManager_OpenReadHandle	972
46.5.6	SerialManager_CloseReadHandle	973
46.5.7	SerialManager_WriteBlocking	973
46.5.8	SerialManager_ReadBlocking	974
46.5.9	SerialManager_WriteNonBlocking	975
46.5.10	SerialManager_ReadNonBlocking	975
46.5.11	SerialManager_TryRead	976

Section No.	Title	Page No.
46.5.12	SerialManager_CancelWriting	977
46.5.13	SerialManager_CancelReading	977
46.5.14	SerialManager_InstallTxCallback	978
46.5.15	SerialManager_InstallRxCallback	978
46.5.16	SerialManager_needPollingIsr	980
46.5.17	SerialManager_EnterLowpower	980
46.5.18	SerialManager_ExitLowpower	980
46.5.19	SerialManager_SetLowpowerCriticalCb	981
46.6	Serial Port Uart	982
46.6.1	Overview	982
46.6.2	Enumeration Type Documentation	982
46.7	Serial Port USB	984
46.7.1	Overview	984
46.7.2	Data Structure Documentation	985
46.7.3	Enumeration Type Documentation	985
46.7.4	USB Device Configuration	986
46.8	Serial Port SWO	987
46.8.1	Overview	987
46.8.2	Data Structure Documentation	987
46.8.3	Enumeration Type Documentation	988
 Chapter 47 Flash_Adapter		
47.1	Overview	989
47.2	Nand Flash Component	990
47.2.1	Overview	990
47.2.2	Flexspi Nand Flash	991
47.2.3	Semc Nand Flash	992
47.3	Nor Flash Component	993
47.3.1	Overview	993
47.3.2	Data Structure Documentation	994
47.3.3	Function Documentation	994
47.3.4	Spifi Nor Flash	999
47.3.5	Old Nor Flash	1000
 Chapter 48 OSA_Adapter: Operatin System Abstraction Adapter		
48.1	Overview	1001
48.2	Data Structure Documentation	1004
48.2.1	struct osa_task_def_tag	1004

Section No.	Title	Page No.
48.2.2	struct osa_thread_link_tag	1005
48.2.3	struct osa_time_def_tag	1005
48.3	Macro Definition Documentation	1005
48.3.1	OSA_PRIORITY_IDLE	1005
48.3.2	osaWaitNone_c	1005
48.3.3	OSA_SEMAPHORE_HANDLE_DEFINE	1005
48.3.4	OSA_MUTEX_HANDLE_DEFINE	1006
48.3.5	OSA_EVENT_HANDLE_DEFINE	1006
48.3.6	OSA_MSGQ_HANDLE_DEFINE	1007
48.3.7	OSA_TIMER_HANDLE_DEFINE	1007
48.3.8	OSA_TASK_HANDLE_DEFINE	1007
48.4	Typedef Documentation	1008
48.4.1	osa_task_ptr_t	1008
48.4.2	osa_event_flags_t	1008
48.4.3	osa_msg_handle_t	1008
48.4.4	osa_timer_fct_ptr_t	1008
48.4.5	osa_task_def_t	1008
48.4.6	osa_thread_link_t	1008
48.4.7	osa_time_def_t	1008
48.5	Enumeration Type Documentation	1008
48.5.1	_osa_timer	1008
48.5.2	_osa_status	1008
48.6	Function Documentation	1009
48.6.1	OSA_MemoryAllocate	1009
48.6.2	OSA_MemoryFree	1009
48.6.3	OSA_EnterCritical	1009
48.6.4	OSA_ExitCritical	1009
48.6.5	OSA_SemaphorePrecreate	1010
48.6.6	OSA_SemaphoreCreate	1010
48.6.7	OSA_SemaphoreCreateBinary	1011
48.6.8	OSA_SemaphoreDestroy	1012
48.6.9	OSA_SemaphoreWait	1013
48.6.10	OSA_SemaphorePost	1013
48.6.11	OSA_MutexCreate	1014
48.6.12	OSA_MutexLock	1014
48.6.13	OSA_MutexUnlock	1015
48.6.14	OSA_MutexDestroy	1015
48.6.15	OSA_EventPrecreate	1016
48.6.16	OSA_EventCreate	1016
48.6.17	OSA_EventSet	1017
48.6.18	OSA_EventClear	1017

Section No.	Title	Page No.
48.6.19	OSA_EventGet	1018
48.6.20	OSA_EventWait	1018
48.6.21	OSA_EventDestroy	1019
48.6.22	OSA_MsgQCreate	1019
48.6.23	OSA_MsgQPut	1020
48.6.24	OSA_MsgQGet	1020
48.6.25	OSA_MsgQAvailableMsgs	1021
48.6.26	OSA_MsgQDestroy	1021
48.6.27	OSA_TimeDelay	1022
48.6.28	OSA_TimeGetMsec	1022
48.6.29	OSA_InstallIntHandler	1022
48.7	OSA BM	1023
48.7.1	Overview	1023
48.7.2	Macro Definition Documentation	1024
48.7.3	Function Documentation	1024
48.8	OSA FreeRTOS	1025
48.8.1	Overview	1025
48.8.2	Macro Definition Documentation	1026
48.8.3	Typedef Documentation	1027
 Chapter 49 Log		
49.1	Overview	1028
49.2	Data Structure Documentation	1030
49.2.1	struct log_module	1030
49.2.2	struct log_backend	1030
49.3	Macro Definition Documentation	1031
49.3.1	LOG_FILE_NAME	1031
49.3.2	LOG_BACKEND_DEFINE	1031
49.4	Typedef Documentation	1031
49.4.1	log_level_t	1031
49.4.2	log_backend_t	1032
49.5	Enumeration Type Documentation	1032
49.5.1	_log_status	1032
49.5.2	log_level	1032
49.6	Function Documentation	1033
49.6.1	LOG_Init	1033
49.6.2	LOG_Deinit	1033
49.6.3	LOG_Printf	1033

Section No.	Title	Page No.
49.6.4	LOG_BackendRegister	1034
49.6.5	LOG_BackendUnregister	1034
49.6.6	LOG_SetTimestamp	1035
49.6.7	LOG_GetTimestamp	1035
49.7	Log configuration	1036
49.7.1	Overview	1036
49.7.2	Macro Definition Documentation	1036
49.8	Log backend debug console	1040
49.8.1	Overview	1040
49.8.2	Function Documentation	1040
49.9	Log backend ring buffer	1041
49.9.1	Overview	1041
49.9.2	Data Structure Documentation	1041
49.9.3	Function Documentation	1042
49.9.4	CODEC Adapter	1043
Chapter 50	Audio_Adapter	
50.1	Overview	1044
50.2	Data Structure Documentation	1048
50.2.1	struct_hal_audio_dma_mux_config_t	1048
50.2.2	struct_hal_audio_dma_channel_mux_config_t	1048
50.2.3	struct_hal_audio_dma_extra_config_t	1048
50.2.4	struct_hal_audio_dma_config	1048
50.2.5	struct_hal_audio_ip_config	1049
50.2.6	struct_hal_audio_config	1050
50.2.7	struct_hal_audio_transfer	1051
50.3	Macro Definition Documentation	1052
50.3.1	HAL_AUDIO_HANDLE_SIZE	1052
50.3.2	HAL_AUDIO_HANDLE_DEFINE	1052
50.4	Typedef Documentation	1052
50.4.1	hal_audio_status_t	1052
50.4.2	hal_audio_config_t	1052
50.4.3	hal_audio_transfer_t	1052
50.4.4	hal_audio_handle_t	1052
50.4.5	hal_audio_transfer_callback_t	1052
50.5	Enumeration Type Documentation	1053
50.5.1	_hal_AUDIO_status	1053
50.5.2	_hal_audio_channel	1053

Section No.	Title	Page No.
50.5.3	<code>_hal_audio_sample_rate</code>	1054
50.5.4	<code>_hal_audio_bit_width</code>	1054
50.5.5	<code>_hal_audio_bclk_polarity</code>	1054
50.5.6	<code>_hal_audio_frame_sync_width</code>	1054
50.5.7	<code>_hal_audio_frame_sync_polarity</code>	1055
50.5.8	<code>_hal_audio_master_slave</code>	1055
50.5.9	<code>_hal_audio_sai_sync_mode</code>	1055
50.5.10	<code>_hal_audio_data_format</code>	1055
50.5.11	<code>_hal_audio_dma_channel_priority</code>	1055
50.6	Function Documentation	1056
50.6.1	<code>HAL_AudioTxInit</code>	1056
50.6.2	<code>HAL_AudioRxInit</code>	1057
50.6.3	<code>HAL_AudioTxDeinit</code>	1059
50.6.4	<code>HAL_AudioRxDeinit</code>	1060
50.6.5	<code>HAL_AudioTxInstallCallback</code>	1060
50.6.6	<code>HAL_AudioRxInstallCallback</code>	1061
50.6.7	<code>HAL_AudioTransferSendNonBlocking</code>	1061
50.6.8	<code>HAL_AudioTransferReceiveNonBlocking</code>	1062
50.6.9	<code>HAL_AudioTransferAbortSend</code>	1062
50.6.10	<code>HAL_AudioTransferAbortReceive</code>	1063
50.6.11	<code>HAL_AudioTransferGetSendCount</code>	1063
50.6.12	<code>HAL_AudioTransferGetReceiveCount</code>	1064
Chapter 51 Button		
51.1	Overview	1065
51.2	Data Structure Documentation	1067
51.2.1	<code>struct_button_callback_message_struct</code>	1067
51.2.2	<code>struct_button_gpio_config</code>	1067
51.2.3	<code>struct_button_config</code>	1067
51.3	Macro Definition Documentation	1068
51.3.1	<code>BUTTON_EVENT_ONECLICK_ENABLE</code>	1068
51.3.2	<code>BUTTON_EVENT_DOUBLECLICK_ENABLE</code>	1068
51.3.3	<code>BUTTON_EVENT_SHORTPRESS_ENABLE</code>	1068
51.3.4	<code>BUTTON_EVENT_LONGPRESS_ENABLE</code>	1068
51.3.5	<code>BUTTON_ALL_ENTER_EXIT_LOWPOWER_HANDLE</code>	1068
51.3.6	<code>BUTTON_HANDLE_SIZE</code>	1068
51.3.7	<code>BUTTON_HANDLE_DEFINE</code>	1068
51.3.8	<code>BUTTON_HANDLE_ARRAY_DEFINE</code>	1068
51.3.9	<code>BUTTON_TIMER_INTERVAL</code>	1069
51.3.10	<code>BUTTON_SHORT_PRESS_THRESHOLD</code>	1069
51.3.11	<code>BUTTON_LONG_PRESS_THRESHOLD</code>	1069

Section No.	Title	Page No.
51.3.12	BUTTON_DOUBLE_CLICK_THRESHOLD	1069
51.3.13	BUTTON_USE_COMMON_TASK	1069
51.3.14	BUTTON_TASK_PRIORITY	1069
51.3.15	BUTTON_TASK_STACK_SIZE	1069
51.3.16	BUTTON_EVENT_BUTTON	1069
51.4	Enumeration Type Documentation	1069
51.4.1	_button_status	1069
51.4.2	_button_event	1069
51.5	Function Documentation	1070
51.5.1	BUTTON_Init	1070
51.5.2	BUTTON_InstallCallback	1071
51.5.3	BUTTON_Deinit	1071
51.5.4	BUTTON_GetInput	1072
51.5.5	BUTTON_WakeUpSetting	1072
51.5.6	BUTTON_EnterLowpower	1073
51.5.7	BUTTON_ExitLowpower	1073
 Chapter 52 CommonTask		
52.1	Overview	1074
 Chapter 53 CRC_Adapter		
53.1	Overview	1075
53.2	Data Structure Documentation	1076
53.2.1	struct_hal_crc_config	1076
53.3	Typedef Documentation	1077
53.3.1	hal_crc_cfg_refin_t	1077
53.3.2	hal_crc_cfg_refout_t	1077
53.3.3	hal_crc_cfg_byteord_t	1077
53.3.4	hal_crc_polynomial_t	1077
53.3.5	hal_crc_config_t	1077
53.4	Enumeration Type Documentation	1077
53.4.1	_hal_crc_cfg_refin	1077
53.4.2	_hal_crc_cfg_refout	1077
53.4.3	_hal_crc_cfg_byteord	1078
53.4.4	_hal_crc_polynomial	1078
53.5	Function Documentation	1078
53.5.1	HAL_CrcCompute	1078

Section No.	Title	Page No.
Chapter 54 LED		
54.1	Overview	1080
54.2	Data Structure Documentation	1082
54.2.1	struct_led_pin_config	1082
54.2.2	struct_led_rgb_config	1082
54.2.3	struct_led_monochrome_config	1083
54.2.4	struct_led_config	1083
54.2.5	struct_led_flash_config	1083
54.3	Macro Definition Documentation	1083
54.3.1	LED_DIMMING_ENABLEMENT	1083
54.3.2	LED_COLOR_WHEEL_ENABLEMENT	1083
54.3.3	LED_USE_CONFIGURE_STRUCTURE	1083
54.3.4	LED_HANDLE_SIZE	1084
54.3.5	LED_HANDLE_DEFINE	1084
54.3.6	LED_HANDLE_ARRAY_DEFINE	1084
54.3.7	LED_TIMER_INTERVAL	1085
54.3.8	LED_DIMMING_UPDATE_INTERVAL	1085
54.3.9	LED_FLASH_CYCLE_FOREVER	1085
54.3.10	LED_BLIP_INTERVAL	1085
54.3.11	LED_MAKE_COLOR	1085
54.4	Enumeration Type Documentation	1085
54.4.1	_led_status	1085
54.4.2	_led_flash_type	1085
54.4.3	_led_color	1085
54.4.4	_led_type	1086
54.5	Function Documentation	1086
54.5.1	LED_Init	1086
54.5.2	LED_Deinit	1087
54.5.3	LED_SetColor	1088
54.5.4	LED_TurnOnOff	1088
54.5.5	LED_Blip	1089
54.5.6	LED_Flash	1090
54.5.7	LED_Dimming	1090
54.5.8	LED_EnterLowpower	1091
54.5.9	LED_ExitLowpower	1091
Chapter 55 GenericList		
55.1	Overview	1092
55.2	Data Structure Documentation	1093

Section No.	Title	Page No.
55.2.1	struct list_label	1093
55.2.2	struct list_element_tag	1093
55.3	Macro Definition Documentation	1094
55.3.1	GENERIC_LIST_LIGHT	1094
55.3.2	GENERIC_LIST_DUPLICATED_CHECKING	1094
55.4	Enumeration Type Documentation	1094
55.4.1	_list_status	1094
55.5	Function Documentation	1094
55.5.1	LIST_Init	1094
55.5.2	LIST_GetList	1094
55.5.3	LIST_AddHead	1094
55.5.4	LIST_AddTail	1095
55.5.5	LIST_RemoveHead	1095
55.5.6	LIST_GetHead	1095
55.5.7	LIST_GetNext	1096
55.5.8	LIST_GetPrev	1096
55.5.9	LIST_RemoveElement	1096
55.5.10	LIST_AddPrevElement	1097
55.5.11	LIST_GetSize	1097
55.5.12	LIST_GetAvailableSize	1097
 Chapter 56 Os_abstraction_thread		
56.1	Overview	1099
56.2	Macro Definition Documentation	1099
56.2.1	OSA_TASK_HANDLE_SIZE	1099
56.2.2	OSA_EVENT_HANDLE_SIZE	1099
56.2.3	OSA_SEM_HANDLE_SIZE	1099
56.2.4	OSA_MUTEX_HANDLE_SIZE	1099
56.2.5	OSA_MSGQ_HANDLE_SIZE	1099
56.2.6	OSA_TIMER_HANDLE_SIZE	1099
 Chapter 57 Panic		
57.1	Overview	1100
57.2	Data Structure Documentation	1100
57.2.1	struct _panic_data	1100
57.3	Macro Definition Documentation	1100
57.3.1	PANIC_ENABLE_LOG	1100

Section No.	Title	Page No.
57.4	Typedef Documentation	1100
57.4.1	panic_id_t	1100
57.5	Function Documentation	1101
57.5.1	panic	1101
 Chapter 58 Timer_Adapter		
58.1	Overview	1102
58.2	Data Structure Documentation	1103
58.2.1	struct_hal_timer_config	1103
58.3	Macro Definition Documentation	1104
58.3.1	HAL_TIMER_HANDLE_SIZE	1104
58.3.2	TIMER_HANDLE_DEFINE	1104
58.4	Typedef Documentation	1104
58.4.1	hal_timer_callback_t	1104
58.4.2	hal_timer_status_t	1104
58.4.3	hal_timer_config_t	1104
58.4.4	hal_timer_handle_t	1104
58.5	Enumeration Type Documentation	1105
58.5.1	_hal_timer_status	1105
58.6	Function Documentation	1105
58.6.1	HAL_TimerInit	1105
58.6.2	HAL_TimerDeinit	1106
58.6.3	HAL_TimerEnable	1106
58.6.4	HAL_TimerDisable	1106
58.6.5	HAL_TimerInstallCallback	1107
58.6.6	HAL_TimerGetCurrentTimerCount	1107
58.6.7	HAL_TimerUpdateTimeout	1108
58.6.8	HAL_TimerGetMaxTimeout	1108
58.6.9	HAL_TimerExitLowpower	1109
58.6.10	HAL_TimerEnterLowpower	1109
 Chapter 59 Timer_Manager		
59.1	Overview	1110
59.2	Data Structure Documentation	1111
59.2.1	struct_timer_config	1111
59.3	Macro Definition Documentation	1112

Section No.	Title	Page No.
59.3.1	TM_COMMON_TASK_ENABLE	1112
59.3.2	TIMER_HANDLE_SIZE	1113
59.3.3	TIMER_MANAGER_HANDLE_DEFINE	1113
59.3.4	kTimerModeSingleShot	1113
59.3.5	kTimerModeIntervalTimer	1113
59.3.6	kTimerModeSetMinuteTimer	1113
59.3.7	kTimerModeSetSecondTimer	1113
59.3.8	kTimerModeLowPowerTimer	1113
59.3.9	kTimerModeSetMicrosTimer	1114
59.4	Enumeration Type Documentation	1114
59.4.1	_timer_status	1114
59.5	Function Documentation	1114
59.5.1	TM_Init	1114
59.5.2	TM_EnterTickless	1114
59.5.3	TM_ExitTickless	1115
59.5.4	TM_Open	1115
59.5.5	TM_Close	1115
59.5.6	TM_InstallCallback	1116
59.5.7	TM_Start	1116
59.5.8	TM_Stop	1117
59.5.9	TM_IsTimerActive	1117
59.5.10	TM_IsTimerReady	1118
59.5.11	TM_GetRemainingTime	1118
59.5.12	TM_GetFirstExpireTime	1118
59.5.13	TM_GetFirstTimerWithParam	1119
59.5.14	TM_AreAllTimersOff	1120
59.5.15	TM_NotCountedTimeBeforeSleep	1120
59.5.16	TM_SyncLpmTimers	1120
59.5.17	TM_MakeTimerTaskReady	1120
59.5.18	TM_GetTimestamp	1120
 Chapter 60 UART_Adapter		
60.1	Overview	1121
60.2	Data Structure Documentation	1123
60.2.1	struct_hal_uart_config	1123
60.2.2	struct_hal_uart_transfer	1124
60.3	Macro Definition Documentation	1124
60.3.1	HAL_UART_DMA_IDLELINE_TIMEOUT	1124
60.3.2	HAL_UART_HANDLE_SIZE	1124
60.3.3	UART_HANDLE_DEFINE	1124

Section No.	Title	Page No.
60.3.4	HAL_UART_TRANSFER_MODE	1125
60.4	Typedef Documentation	1125
60.4.1	hal_uart_handle_t	1125
60.4.2	hal_uart_dma_handle_t	1125
60.4.3	hal_uart_parity_mode_t	1125
60.4.4	hal_uart_stop_bit_count_t	1125
60.4.5	hal_uart_config_t	1125
60.4.6	hal_uart_transfer_callback_t	1125
60.4.7	hal_uart_transfer_t	1125
60.5	Enumeration Type Documentation	1125
60.5.1	_hal_uart_status	1125
60.5.2	_hal_uart_parity_mode	1126
60.5.3	_hal_uart_stop_bit_count	1126
60.6	Function Documentation	1126
60.6.1	HAL_UartInit	1126
60.6.2	HAL_UartDeinit	1127
60.6.3	HAL_UartReceiveBlocking	1127
60.6.4	HAL_UartSendBlocking	1128
60.6.5	HAL_UartInstallCallback	1129
60.6.6	HAL_UartReceiveNonBlocking	1129
60.6.7	HAL_UartSendNonBlocking	1130
60.6.8	HAL_UartGetReceiveCount	1131
60.6.9	HAL_UartGetSendCount	1131
60.6.10	HAL_UartAbortReceive	1131
60.6.11	HAL_UartAbortSend	1132
60.6.12	HAL_UartEnterLowpower	1132
60.6.13	HAL_UartExitLowpower	1133
60.6.14	HAL_UartIsrFunction	1133
Chapter 61	Ft6x06	
61.1	Overview	1134
61.2	Data Structure Documentation	1135
61.2.1	struct_touch_point	1135
61.2.2	struct_ft6x06_handle	1135
61.3	Macro Definition Documentation	1135
61.3.1	FT6X06_I2C_ADDRESS	1135
61.3.2	FT6X06_MAX_TOUCHES	1135
61.3.3	F6X06_TOUCH_DATA_SUBADDR	1135
61.3.4	FT6X06_TOUCH_DATA_LEN	1135

Section No.	Title	Page No.
61.4	Typedef Documentation	1136
61.4.1	touch_event_t	1136
61.4.2	touch_point_t	1136
61.4.3	ft6x06_handle_t	1136
61.5	Enumeration Type Documentation	1136
61.5.1	_touch_event	1136
61.6	Function Documentation	1136
61.6.1	FT6X06_Init	1136
61.6.2	FT6X06_Denit	1136
61.6.3	FT6X06_EventHandler	1137
61.6.4	FT6X06_GetSingleTouch	1137
61.6.5	FT6X06_GetMultiTouch	1137
 Chapter 62 Ili9341		
62.1	Overview	1139
 Chapter 63 MemManager		
63.1	Overview	1140
63.2	Data Structure Documentation	1141
63.2.1	struct_mem_config	1141
63.3	Macro Definition Documentation	1141
63.3.1	MinimalHeapSize_c	1141
63.3.2	MEM_BLOCK_DATA_BUFFER_DEFINE	1141
63.3.3	MEM_BLOCK_BUFFER	1142
63.4	Function Documentation	1142
63.4.1	MEM_BufferAllocWithId	1142
63.4.2	MEM_BufferFree	1143
63.4.3	MEM_BufferGetSize	1143
63.4.4	MEM_BufferFreeAllWithId	1143
63.4.5	MEM_BufferRealloc	1144
63.4.6	MEM_GetHeapUpperLimit	1144
63.4.7	MEM_GetHeapUpperLimitByAreaId	1144
63.4.8	MEM_GetFreeHeapSizeLowWaterMark	1145
63.4.9	MEM_GetFreeHeapSizeLowWaterMarkByAreaId	1146
63.4.10	MEM_ResetFreeHeapSizeLowWaterMark	1146
63.4.11	MEM_ResetFreeHeapSizeLowWaterMarkByAreaId	1146
63.4.12	MEM_GetFreeHeapSizeByAreaId	1147
63.4.13	MEM_GetFreeHeapSize	1148

Section No.	Title	Page No.
63.4.14	MEM_ReinitRamBank	1148
63.4.15	MEM_RegisterExtendedArea	1148
63.4.16	MEM_UnRegisterExtendedArea	1149
Chapter 64 PWM_Adapter		
64.1	Overview	1150
64.2	Data Structure Documentation	1151
64.2.1	struct_hal_pwm_setup_config	1151
64.3	Macro Definition Documentation	1151
64.3.1	HAL_PWM_HANDLE_SIZE	1151
64.3.2	HAL_PWM_HANDLE_DEFINE	1151
64.4	Typedef Documentation	1152
64.4.1	hal_pwm_mode_t	1152
64.4.2	hal_pwm_status_t	1152
64.4.3	hal_pwm_setup_config_t	1152
64.4.4	hal_pwm_handle_t	1152
64.5	Enumeration Type Documentation	1152
64.5.1	_hal_pwm_mode	1152
64.5.2	_hal_pwm_level_select	1152
64.5.3	_hal_pwm_status	1152
64.6	Function Documentation	1153
64.6.1	HAL_PwmInit	1153
64.6.2	HAL_PwmDeinit	1153
64.6.3	HAL_PwmSetupPwm	1154
64.6.4	HAL_PwmUpdateDutyCycle	1154

Chapter 1

Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
- CMSIS-DSP, a suite of common signal processing functions.
- The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

MCUXpresso SDK Folder Structure

Chapter 2

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TD-MI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

Chapter 3


Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK



MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/⟨DEVICE_NAME⟩/⟨TOOLCHAIN⟩/startup_⟨DEVICE_NAME⟩.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).

Chapter 4

Clock Driver

4.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

The clock driver supports:

- Clock generator (PLL, FLL, and so on) configuration
- Clock mux and divider configuration
- Getting clock frequency

Files

- file [fsl_clock.h](#)

Data Structures

- struct [_pll_config](#)
PLL configuration structure. [More...](#)
- struct [_pll_setup](#)
PLL0 setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. [More...](#)

Macros

- #define [FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL](#) 0
Configure whether driver controls clock.
- #define [CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT](#) 2U
User-defined the size of cache for [CLOCK_PllGetConfig\(\)](#) function.
- #define [ROM_CLOCKS](#)
Clock ip name array for ROM.
- #define [SRAM_CLOCKS](#)
Clock ip name array for SRAM.
- #define [FLASH_CLOCKS](#)
Clock ip name array for FLASH.
- #define [FMC_CLOCKS](#)
Clock ip name array for FMC.
- #define [INPUTMUX_CLOCKS](#)
Clock ip name array for INPUTMUX.
- #define [IOCON_CLOCKS](#)
Clock ip name array for IOCON.
- #define [GPIO_CLOCKS](#)
Clock ip name array for GPIO.
- #define [PINT_CLOCKS](#)
Clock ip name array for PINT.

- #define [GINT_CLOCKS](#)
Clock ip name array for GINT.
- #define [DMA_CLOCKS](#)
Clock ip name array for DMA.
- #define [CRC_CLOCKS](#)
Clock ip name array for CRC.
- #define [WWDT_CLOCKS](#)
Clock ip name array for WWDT.
- #define [RTC_CLOCKS](#)
Clock ip name array for RTC.
- #define [MAILBOX_CLOCKS](#)
Clock ip name array for Mailbox.
- #define [LPADC_CLOCKS](#)
Clock ip name array for LPADC.
- #define [MRT_CLOCKS](#)
Clock ip name array for MRT.
- #define [OSTIMER_CLOCKS](#)
Clock ip name array for OSTIMER.
- #define [SCT_CLOCKS](#)
Clock ip name array for SCT0.
- #define [UTICK_CLOCKS](#)
Clock ip name array for UTICK.
- #define [FLEXCOMM_CLOCKS](#)
Clock ip name array for FLEXCOMM.
- #define [LPUART_CLOCKS](#)
Clock ip name array for LPUART.
- #define [BI2C_CLOCKS](#)
Clock ip name array for BI2C.
- #define [LPSPI_CLOCKS](#)
Clock ip name array for LSPI.
- #define [FLEXI2S_CLOCKS](#)
Clock ip name array for FLEXI2S.
- #define [CTIMER_CLOCKS](#)
Clock ip name array for CTIMER.
- #define [COMP_CLOCKS](#)
Clock ip name array for COMP.
- #define [SDIO_CLOCKS](#)
Clock ip name array for SDIO.
- #define [USB1CLK_CLOCKS](#)
Clock ip name array for USB1CLK.
- #define [FREQME_CLOCKS](#)
Clock ip name array for FREQME.
- #define [USBAM_CLOCKS](#)
Clock ip name array for USBAM.
- #define [RNG_CLOCKS](#)
Clock ip name array for RNG.
- #define [USBHMR0_CLOCKS](#)
Clock ip name array for USBHMR0.
- #define [USBHSL0_CLOCKS](#)
Clock ip name array for USBHSL0.
- #define [HASHCRYPT_CLOCKS](#)

- *Clock ip name array for HashCrypt.*
- #define **POWERQUAD_CLOCKS**
- *Clock ip name array for PowerQuad.*
- #define **PLULUT_CLOCKS**
- *Clock ip name array for PLULUT.*
- #define **PUF_CLOCKS**
- *Clock ip name array for PUF.*
- #define **CASPER_CLOCKS**
- *Clock ip name array for CASPER.*
- #define **ANALOGCTRL_CLOCKS**
- *Clock ip name array for ANALOGCTRL.*
- #define **HS_LSPI_CLOCKS**
- *Clock ip name array for HS_LSPI.*
- #define **GPIO_SEC_CLOCKS**
- *Clock ip name array for GPIO_SEC.*
- #define **GPIO_SEC_INT_CLOCKS**
- *Clock ip name array for GPIO_SEC_INT.*
- #define **USBD_CLOCKS**
- *Clock ip name array for USB.*
- #define **USBH_CLOCKS**
- *Clock ip name array for USBH.*
- #define **CLK_GATE_REG_OFFSET_SHIFT** 8U
- *Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.*
- #define **BUS_CLK** kCLOCK_BusClk
- *Peripherals clock source definition.*
- #define **CLK_ATTACH_ID**(mux, sel, pos) (((uint32_t)(mux) << 0U) | (((uint32_t)(sel) + 1U) & 0xFU) << 8U) << ((uint32_t)(pos)*12U))
- *Clock Mux Switches The encoding is as follows each connection identified is 32bits wide while 24bits are valuable starting from LSB upwards.*
- #define **PLL_CONFIGFLAG_USEINRATE** (1U << 0U)
- *PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.*
- #define **PLL_CONFIGFLAG_FORCENOFRACT** (1U << 2U)
- *Force non-fractional output mode, PLL output will not use the fractional, automatic bandwidth, or SS hardware.*
- #define **PLL_SETUPFLAG_POWERUP** (1U << 0U)
- *PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.*
- #define **PLL_SETUPFLAG_WAITLOCK** (1U << 1U)
- *Setup will wait for PLL lock, implies the PLL will be powered on.*
- #define **PLL_SETUPFLAG_ADGVOLT** (1U << 2U)
- *Optimize system voltage for the new PLL rate.*
- #define **PLL_SETUPFLAG_USEFEEDBACKDIV2** (1U << 3U)
- *Use feedback divider by 2 in divider path.*

Typedefs

- typedef enum **_clock_ip_name** clock_ip_name_t
- *Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.*
- typedef enum **_clock_name** clock_name_t
- *Clock name used to get clock frequency.*
- typedef enum **_clock_attach_id** clock_attach_id_t

- *The enumerator of clock attach Id.*
- typedef enum [_clock_div_name](#) [clock_div_name_t](#)
Clock dividers.
- typedef enum [_ss_progmodfm](#) [ss_progmodfm_t](#)
PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the PLL0SSCG1 register in the UM.
- typedef enum [_ss_progmoddp](#) [ss_progmoddp_t](#)
PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the PLL0SSCG1 register in the UM.
- typedef enum [_ss_modwvctrl](#) [ss_modwvctrl_t](#)
PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the PLL0SSCG1 register in the UM.
- typedef struct [_pll_config](#) [pll_config_t](#)
PLL configuration structure.
- typedef struct [_pll_setup](#) [pll_setup_t](#)
PLL0 setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration.
- typedef enum [_pll_error](#) [pll_error_t](#)
PLL status definitions.
- typedef enum [_clock_usbfs_src](#) [clock_usbfs_src_t](#)
USB FS clock source definition.
- typedef enum [_clock_usbhs_src](#) [clock_usbhs_src_t](#)
USBhs clock source definition.
- typedef enum [_clock_usb_phy_src](#) [clock_usb_phy_src_t](#)
Source of the USB HS PHY.

Enumerations

- enum `_clock_ip_name` {
 - `kCLOCK_IpInvalid` = 0U,
 - `kCLOCK_Rom` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 1),
 - `kCLOCK_Sram1` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 3),
 - `kCLOCK_Sram2` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 4),
 - `kCLOCK_Sram3` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 5),
 - `kCLOCK_Sram4` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 6),
 - `kCLOCK_Flash` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 7),
 - `kCLOCK_Fmc` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 8),
 - `kCLOCK_InputMux` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 11),
 - `kCLOCK_Iocon` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 13),
 - `kCLOCK_Gpio0` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 14),
 - `kCLOCK_Gpio1` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 15),
 - `kCLOCK_Gpio2` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 16),
 - `kCLOCK_Gpio3` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 17),
 - `kCLOCK_Pint` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 18),
 - `kCLOCK_Gint` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 19),
 - `kCLOCK_Dma0` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 20),
 - `kCLOCK_Crc` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 21),
 - `kCLOCK_Wwdt` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 22),
 - `kCLOCK_Rtc` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 23),
 - `kCLOCK_Mailbox` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 26),
 - `kCLOCK_Adc0` = CLK_GATE_DEFINE(AHB_CLK_CTRL0, 27),
 - `kCLOCK_Mrt` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 0),
 - `kCLOCK_OsTimer0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 1),
 - `kCLOCK_Sct0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 2),
 - `kCLOCK_Utick0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 10),
 - `kCLOCK_FlexComm0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
 - `kCLOCK_FlexComm1` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
 - `kCLOCK_FlexComm2` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
 - `kCLOCK_FlexComm3` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
 - `kCLOCK_FlexComm4` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
 - `kCLOCK_FlexComm5` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
 - `kCLOCK_FlexComm6` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
 - `kCLOCK_FlexComm7` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
 - `kCLOCK_MinUart0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
 - `kCLOCK_MinUart1` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
 - `kCLOCK_MinUart2` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
 - `kCLOCK_MinUart3` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
 - `kCLOCK_MinUart4` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),
 - `kCLOCK_MinUart5` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 16),
 - `kCLOCK_MinUart6` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 17),
 - `kCLOCK_MinUart7` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 18),
 - `kCLOCK_LSpi0` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 11),
 - `kCLOCK_LSpi1` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 12),
 - `kCLOCK_LSpi2` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 13),
 - `kCLOCK_LSpi3` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 14),
 - `kCLOCK_LSpi4` = CLK_GATE_DEFINE(AHB_CLK_CTRL1, 15),

```
kCLOCK_Gpio_Sec_Int = CLK_GATE_DEFINE(AHB_CLK_CTRL2, 30) }
```

Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.

- enum `_clock_name` {
 - `kCLOCK_CoreSysClk`,
 - `kCLOCK_BusClk`,
 - `kCLOCK_ClockOut`,
 - `kCLOCK_FroHf`,
 - `kCLOCK_Pll1Out`,
 - `kCLOCK_Mclk`,
 - `kCLOCK_Fro12M`,
 - `kCLOCK_ExtClk`,
 - `kCLOCK_Pll0Out`,
 - `kCLOCK_FlexI2S` }

Clock name used to get clock frequency.
- enum `_clock_attach_id` {
 - `kFRO12M_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 0) | MUX_B(CM_MAINCLKSELB, 0, 0),
 - `kEXT_CLK_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 1) | MUX_B(CM_MAINCLKSELB, 0, 0),
 - `kFRO1M_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 2) | MUX_B(CM_MAINCLKSELB, 0, 0),
 - `kFRO_HF_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 3) | MUX_B(CM_MAINCLKSELB, 0, 0),
 - `kPLL0_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 0) | MUX_B(CM_MAINCLKSELB, 1, 0),
 - `kPLL1_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 0) | MUX_B(CM_MAINCLKSELB, 2, 0),
 - `kOSC32K_to_MAIN_CLK` = MUX_A(CM_MAINCLKSELA, 0) | MUX_B(CM_MAINCLKSELB, 3, 0),

LB, 3, 0),
[kMAIN_CLK_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 0),
[kPLL0_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 1),
[kEXT_CLK_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 2),
[kFRO_HF_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 3),
[kFRO1M_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 4),
[kPLL1_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 5),
[kOSC32K_to_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 6),
[kNONE_to_SYS_CLKOUT](#) = MUX_A(CM_CLKOUTCLKSEL, 7),
[kFRO12M_to_PLL0](#) = MUX_A(CM_PLL0CLKSEL, 0),
[kEXT_CLK_to_PLL0](#) = MUX_A(CM_PLL0CLKSEL, 1),
[kFRO1M_to_PLL0](#) = MUX_A(CM_PLL0CLKSEL, 2),
[kOSC32K_to_PLL0](#) = MUX_A(CM_PLL0CLKSEL, 3),
[kNONE_to_PLL0](#) = MUX_A(CM_PLL0CLKSEL, 7),
[kMAIN_CLK_to_ADC_CLK](#) = MUX_A(CM_ADCASYNCCLKSEL, 0),
[kPLL0_to_ADC_CLK](#) = MUX_A(CM_ADCASYNCCLKSEL, 1),
[kFRO_HF_to_ADC_CLK](#) = MUX_A(CM_ADCASYNCCLKSEL, 2),
[kNONE_to_ADC_CLK](#) = MUX_A(CM_ADCASYNCCLKSEL, 7),
[kMAIN_CLK_to_USB0_CLK](#) = MUX_A(CM_USB0CLKSEL, 0),
[kPLL0_to_USB0_CLK](#) = MUX_A(CM_USB0CLKSEL, 1),
[kFRO_HF_to_USB0_CLK](#) = MUX_A(CM_USB0CLKSEL, 3),
[kPLL1_to_USB0_CLK](#) = MUX_A(CM_USB0CLKSEL, 5),
[kNONE_to_USB0_CLK](#) = MUX_A(CM_USB0CLKSEL, 7),
[kMAIN_CLK_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 0),
[kPLL0_DIV_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 1),
[kFRO12M_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 2),
[kFRO_HF_DIV_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 3),
[kFRO1M_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 4),
[kMCLK_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 5),
[kOSC32K_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 6),
[kNONE_to_FLEXCOMM0](#) = MUX_A(CM_FXCOMCLKSEL0, 7),
[kMAIN_CLK_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 0),
[kPLL0_DIV_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 1),
[kFRO12M_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 2),
[kFRO_HF_DIV_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 3),
[kFRO1M_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 4),
[kMCLK_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 5),
[kOSC32K_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 6),
[kNONE_to_FLEXCOMM1](#) = MUX_A(CM_FXCOMCLKSEL1, 7),
[kMAIN_CLK_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 0),
[kPLL0_DIV_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 1),
[kFRO12M_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 2),
[kFRO_HF_DIV_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 3),
[kFRO1M_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 4),
[kMCLK_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 5),
[kOSC32K_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 6),
[kNONE_to_FLEXCOMM2](#) = MUX_A(CM_FXCOMCLKSEL2, 7),
[kMAIN_CLK_to_FLEXCOMM3](#) = MUX_A(CM_FXCOMCLKSEL3, 0),
[kPLL0_DIV_to_FLEXCOMM3](#) = MUX_A(CM_FXCOMCLKSEL3, 1),

```
kNONE_to_NONE = (int)0x80000000U }
```

The enumerator of clock attach Id.

- enum `_clock_div_name` {
 - `kCLOCK_DivSystickClk0` = 0,
 - `kCLOCK_DivSystickClk1` = 1,
 - `kCLOCK_DivArmTrClkDiv` = 2,
 - `kCLOCK_DivFlexFrg0` = 8,
 - `kCLOCK_DivFlexFrg1` = 9,
 - `kCLOCK_DivFlexFrg2` = 10,
 - `kCLOCK_DivFlexFrg3` = 11,
 - `kCLOCK_DivFlexFrg4` = 12,
 - `kCLOCK_DivFlexFrg5` = 13,
 - `kCLOCK_DivFlexFrg6` = 14,
 - `kCLOCK_DivFlexFrg7` = 15,
 - `kCLOCK_DivAhbClk` = 32,
 - `kCLOCK_DivClkOut` = 33,
 - `kCLOCK_DivFrohfClk` = 34,
 - `kCLOCK_DivWdtClk` = 35,
 - `kCLOCK_DivAdcAsyncClk` = 37,
 - `kCLOCK_DivUsb0Clk` = 38,
 - `kCLOCK_DivMClk` = 43,
 - `kCLOCK_DivSctClk` = 45,
 - `kCLOCK_DivSdioClk` = 47,
 - `kCLOCK_DivPll0Clk` = 49 }

Clock dividers.

- enum `_ss_progmodfm` {
 - `kSS_MF_512` = (0U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_384` = (1U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_256` = (2U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_128` = (3U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_64` = (4U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_32` = (5U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_24` = (6U << SYSCON_PLL0SSCG1_MF_SHIFT),
 - `kSS_MF_16` = (7U << SYSCON_PLL0SSCG1_MF_SHIFT) }

PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the PLL0SSCG1 register in the UM.

- enum `_ss_progmoddp` {
 - `kSS_MR_K0` = (0U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K1` = (1U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K1_5` = (2U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K2` = (3U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K3` = (4U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K4` = (5U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K6` = (6U << SYSCON_PLL0SSCG1_MR_SHIFT),
 - `kSS_MR_K8` = (7U << SYSCON_PLL0SSCG1_MR_SHIFT) }

PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the PLL0SSCG1 register in the UM.

- enum `_ss_modwvctrl` {
`kSS_MC_NOC` = (0U << SYSCON_PLL0SSCG1_MC_SHIFT),
`kSS_MC_RECC` = (2U << SYSCON_PLL0SSCG1_MC_SHIFT),
`kSS_MC_MAXC` = (3U << SYSCON_PLL0SSCG1_MC_SHIFT) }

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the PLL0SSCG1 register in the UM.

- enum `_pll_error` {
`kStatus_PLL_Success` = MAKE_STATUS(kStatusGroup_Generic, 0),
`kStatus_PLL_OutputTooLow` = MAKE_STATUS(kStatusGroup_Generic, 1),
`kStatus_PLL_OutputTooHigh` = MAKE_STATUS(kStatusGroup_Generic, 2),
`kStatus_PLL_InputTooLow` = MAKE_STATUS(kStatusGroup_Generic, 3),
`kStatus_PLL_InputTooHigh` = MAKE_STATUS(kStatusGroup_Generic, 4),
`kStatus_PLL_OutsideIntLimit` = MAKE_STATUS(kStatusGroup_Generic, 5),
`kStatus_PLL_CCOTooLow` = MAKE_STATUS(kStatusGroup_Generic, 6),
`kStatus_PLL_CCOTooHigh` = MAKE_STATUS(kStatusGroup_Generic, 7) }

PLL status definitions.

- enum `_clock_usbfs_src` {
`kCLOCK_UsbfsSrcFro` = (uint32_t)kCLOCK_FroHf,
`kCLOCK_UsbfsSrcPll0` = (uint32_t)kCLOCK_Pll0Out,
`kCLOCK_UsbfsSrcMainClock` = (uint32_t)kCLOCK_CoreSysClk,
`kCLOCK_UsbfsSrcPll1` = (uint32_t)kCLOCK_Pll1Out,
`kCLOCK_UsbfsSrcNone` }

USB FS clock source definition.

- enum `_clock_usbhs_src` { `kCLOCK_UsbSrcUnused` = 0xFFFFFFFFU }

USBhs clock source definition.

- enum `_clock_usb_phy_src` { `kCLOCK_UsbPhySrcExt` = 0U }

Source of the USB HS PHY.

Functions

- static void `CLOCK_EnableClock` (`clock_ip_name_t` clk)
Enable the clock for specific IP.
- static void `CLOCK_DisableClock` (`clock_ip_name_t` clk)
Disable the clock for specific IP.
- `status_t` `CLOCK_SetupFROClocking` (uint32_t iFreq)
Initialize the Core clock to given frequency (12, 48 or 96 MHz). Turns on FRO and uses default CCO, if freq is 12000000, then high speed output is off, else high speed output is enabled.
- void `CLOCK_SetFLASHAccessCyclesForFreq` (uint32_t iFreq)
Set the flash wait states for the input frequency.
- `status_t` `CLOCK_SetupExtClocking` (uint32_t iFreq)
Initialize the external osc clock to given frequency.
- `status_t` `CLOCK_SetupI2SMClkClocking` (uint32_t iFreq)
Initialize the I2S MCLK clock to given frequency.
- `status_t` `CLOCK_SetupPLUClkInClocking` (uint32_t iFreq)
Initialize the PLU CLKIN clock to given frequency.
- void `CLOCK_AttachClk` (`clock_attach_id_t` connection)
Configure the clock selection muxes.

- `clock_attach_id_t` `CLOCK_GetClockAttachId` (`clock_attach_id_t` attachId)
Get the actual clock attach id. This function uses the offset in input attach id, then it reads the actual source value in the register and combine the offset to obtain an actual attach id.
- `void` `CLOCK_SetClkDiv` (`clock_div_name_t` div_name, `uint32_t` divided_by_value, `bool` reset)
Setup peripheral clock dividers.
- `void` `CLOCK_SetRtc1khzClkDiv` (`uint32_t` divided_by_value)
Setup rtc 1khz clock divider.
- `void` `CLOCK_SetRtc1hzClkDiv` (`uint32_t` divided_by_value)
Setup rtc 1hz clock divider.
- `uint32_t` `CLOCK_SetFlexCommClock` (`uint32_t` id, `uint32_t` freq)
Set the flexcomm output frequency.
- `uint32_t` `CLOCK_GetFlexCommInputClock` (`uint32_t` id)
Return Frequency of flexcomm input clock.
- `uint32_t` `CLOCK_GetFreq` (`clock_name_t` clockName)
Return Frequency of selected clock.
- `uint32_t` `CLOCK_GetFro12MFreq` (`void`)
Return Frequency of FRO 12MHz.
- `uint32_t` `CLOCK_GetFro1MFreq` (`void`)
Return Frequency of FRO 1MHz.
- `uint32_t` `CLOCK_GetClockOutClkFreq` (`void`)
Return Frequency of ClockOut.
- `uint32_t` `CLOCK_GetAdcClkFreq` (`void`)
Return Frequency of Adc Clock.
- `uint32_t` `CLOCK_GetUsb0ClkFreq` (`void`)
Return Frequency of Usb0 Clock.
- `uint32_t` `CLOCK_GetUsb1ClkFreq` (`void`)
Return Frequency of Usb1 Clock.
- `uint32_t` `CLOCK_GetMclkClkFreq` (`void`)
Return Frequency of MClk Clock.
- `uint32_t` `CLOCK_GetSctClkFreq` (`void`)
Return Frequency of SCTimer Clock.
- `uint32_t` `CLOCK_GetSdioClkFreq` (`void`)
Return Frequency of SDIO Clock.
- `uint32_t` `CLOCK_GetExtClkFreq` (`void`)
Return Frequency of External Clock.
- `uint32_t` `CLOCK_GetWdtClkFreq` (`void`)
Return Frequency of Watchdog.
- `uint32_t` `CLOCK_GetFroHfFreq` (`void`)
Return Frequency of High-Freq output of FRO.
- `uint32_t` `CLOCK_GetPll0OutFreq` (`void`)
Return Frequency of PLL.
- `uint32_t` `CLOCK_GetPll1OutFreq` (`void`)
Return Frequency of USB PLL.
- `uint32_t` `CLOCK_GetOsc32KFreq` (`void`)
Return Frequency of 32kHz osc.
- `uint32_t` `CLOCK_GetCoreSysClkFreq` (`void`)
Return Frequency of Core System.
- `uint32_t` `CLOCK_GetI2SMClkFreq` (`void`)
Return Frequency of I2S MCLK Clock.
- `uint32_t` `CLOCK_GetPLUClkInFreq` (`void`)
Return Frequency of PLU CLKIN Clock.

- uint32_t [CLOCK_GetFlexCommClkFreq](#) (uint32_t id)
Return Frequency of FlexComm Clock.
- uint32_t [CLOCK_GetHsLspiClkFreq](#) (void)
Return Frequency of High speed SPI Clock.
- uint32_t [CLOCK_GetCTimerClkFreq](#) (uint32_t id)
Return Frequency of CTimer functional Clock.
- uint32_t [CLOCK_GetSystickClkFreq](#) (uint32_t id)
Return Frequency of SystickClock.
- uint32_t [CLOCK_GetPLL0InClockRate](#) (void)
Return PLL0 input clock rate.
- uint32_t [CLOCK_GetPLL1InClockRate](#) (void)
Return PLL1 input clock rate.
- uint32_t [CLOCK_GetPLL0OutClockRate](#) (bool recompute)
Return PLL0 output clock rate.
- `__STATIC_INLINE` void [CLOCK_SetBypassPLL0](#) (bool bypass)
Enables and disables PLL0 bypass mode.
- `__STATIC_INLINE` void [CLOCK_SetBypassPLL1](#) (bool bypass)
Enables and disables PLL1 bypass mode.
- `__STATIC_INLINE` bool [CLOCK_IsPLL0Locked](#) (void)
Check if PLL is locked or not.
- `__STATIC_INLINE` bool [CLOCK_IsPLL1Locked](#) (void)
Check if PLL1 is locked or not.
- void [CLOCK_SetStoredPLL0ClockRate](#) (uint32_t rate)
Store the current PLL0 rate.
- uint32_t [CLOCK_GetPLL0OutFromSetup](#) (pll_setup_t *pSetup)
Return PLL0 output clock rate from setup structure.
- pll_error_t [CLOCK_SetupPLL0Data](#) (pll_config_t *pControl, pll_setup_t *pSetup)
Set PLL0 output based on the passed PLL setup data.
- pll_error_t [CLOCK_SetupPLL0Prec](#) (pll_setup_t *pSetup, uint32_t flagcfg)
Set PLL output from PLL setup structure (precise frequency)
- pll_error_t [CLOCK_SetPLL0Freq](#) (const pll_setup_t *pSetup)
Set PLL output from PLL setup structure (precise frequency)
- pll_error_t [CLOCK_SetPLL1Freq](#) (const pll_setup_t *pSetup)
Set PLL output from PLL setup structure (precise frequency)
- void [CLOCK_SetupPLL0Mult](#) (uint32_t multiply_by, uint32_t input_freq)
Set PLL0 output based on the multiplier and input frequency.
- static void [CLOCK_DisableUsbDevicefs0Clock](#) (clock_ip_name_t clk)
Disable USB clock.
- bool [CLOCK_EnableUsbfs0DeviceClock](#) (clock_usbfs_src_t src, uint32_t freq)
Enable USB Device FS clock.
- bool [CLOCK_EnableUsbfs0HostClock](#) (clock_usbfs_src_t src, uint32_t freq)
Enable USB HOST FS clock.
- bool [CLOCK_EnableUsbhs0PhyPllClock](#) (clock_usb_phy_src_t src, uint32_t freq)
Enable USB phy clock.
- bool [CLOCK_EnableUsbhs0DeviceClock](#) (clock_usbhs_src_t src, uint32_t freq)
Enable USB Device HS clock.
- bool [CLOCK_EnableUsbhs0HostClock](#) (clock_usbhs_src_t src, uint32_t freq)
Enable USB HOST HS clock.
- void [CLOCK_EnableOstimer32kClock](#) (void)
Enable the OSTIMER 32k clock.

Driver version

- #define `FSL_CLOCK_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 8)`)
CLOCK driver version 2.3.8.

4.2 Data Structure Documentation

4.2.1 struct _pll_config

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

Data Fields

- uint32_t `desiredRate`
Desired PLL rate in Hz.
- uint32_t `inputRate`
PLL input clock in Hz, only used if `PLL_CONFIGFLAG_USEINRATE` flag is set.
- uint32_t `flags`
PLL configuration flags, Or'ed value of `PLL_CONFIGFLAG_` definitions.*
- `ss_progmodfm_t ss_mf`
SS Programmable modulation frequency, only applicable when not using `PLL_CONFIGFLAG_FORCENOFRACT` flag.
- `ss_progmoddp_t ss_mr`
SS Programmable frequency modulation depth, only applicable when not using `PLL_CONFIGFLAG_FORCENOFRACT` flag.
- `ss_modwvctrl_t ss_mc`
SS Modulation waveform control, only applicable when not using `PLL_CONFIGFLAG_FORCENOFRACT` flag.
- bool `mfDither`
false for fixed modulation frequency or true for dithering, only applicable when not using `PLL_CONFIGFLAG_FORCENOFRACT` flag

4.2.2 struct _pll_setup

It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

Data Fields

- uint32_t `pllctrl`
PLL control register `PLLOCTRL`.
- uint32_t `pllndec`
PLL NDEC register `PLLONDEC`.
- uint32_t `pllpdec`
PLL PDEC register `PLL0PDEC`.

- uint32_t `pllMdec`
PLL MDEC registers PLL0PDEC.
- uint32_t `pllSscg` [2]
PLL SSCTL registers PLL0SSCG.
- uint32_t `pllRate`
Actual PLL rate.
- uint32_t `flags`
PLL setup flags, Or'ed value of PLL_SETUPFLAG_ definitions.*

4.3 Macro Definition Documentation

4.3.1 #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 3, 8))

4.3.2 #define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

4.3.3 #define CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT 2U

Once define this MACRO to be non-zero value, `CLOCK_PllGetConfig()` function would cache the recent calculation and accelerate the execution to get the right settings.

4.3.4 #define ROM_CLOCKS

Value:

```
{
    kCLOCK_Rom \
}
```

4.3.5 #define SRAM_CLOCKS

Value:

```
{
    kCLOCK_Sram1, kCLOCK_Sram2, kCLOCK_Sram3, \
    kCLOCK_Sram4 \
}
```

4.3.6 #define FLASH_CLOCKS

Value:

```
{  
    kCLOCK_Flash \  
}
```

4.3.7 #define FMC_CLOCKS

Value:

```
{  
    kCLOCK_Fmc \  
}
```

4.3.8 #define INPUTMUX_CLOCKS

Value:

```
{  
    kCLOCK_InputMux0 \  
}
```

4.3.9 #define IOCON_CLOCKS

Value:

```
{  
    kCLOCK_Iocon \  
}
```

4.3.10 #define GPIO_CLOCKS

Value:

```
{  
    kCLOCK_Gpio0, kCLOCK_Gpio1, kCLOCK_Gpio2, \  
    kCLOCK_Gpio3 \  
}
```

4.3.11 #define PINT_CLOCKS

Value:

```
{  
    kCLOCK_Pint \  
}
```

4.3.12 #define GINT_CLOCKS

Value:

```
{  
    kCLOCK_Gint, kCLOCK_Gint \  
}
```

4.3.13 #define DMA_CLOCKS

Value:

```
{  
    kCLOCK_Dma0, kCLOCK_Dma1 \  
}
```

4.3.14 #define CRC_CLOCKS

Value:

```
{  
    kCLOCK_Crc \  
}
```

4.3.15 #define WWDT_CLOCKS

Value:

```
{  
    kCLOCK_Wwdt \  
}
```

4.3.16 #define RTC_CLOCKS

Value:

```
{  
    kCLOCK_Rtc \  
}
```

4.3.17 #define MAILBOX_CLOCKS

Value:

```
{  
    kCLOCK_Mailbox \  
}
```

4.3.18 #define LPADC_CLOCKS

Value:

```
{  
    kCLOCK_Adc0 \  
}
```

4.3.19 #define MRT_CLOCKS

Value:

```
{  
    kCLOCK_Mrt \  
}
```

4.3.20 #define OSTIMER_CLOCKS

Value:

```
{  
    kCLOCK_OsTimer0 \  
}
```

4.3.21 #define SCT_CLOCKS

Value:

```
{
    \
    kCLOCK_Sct0 \
}
```

4.3.22 #define UTICK_CLOCKS

Value:

```
{
    \
    kCLOCK_Utick0 \
}
```

4.3.23 #define FLEXCOMM_CLOCKS

Value:

```
{
    \
    kCLOCK_FlexComm0, kCLOCK_FlexComm1,
    kCLOCK_FlexComm2, kCLOCK_FlexComm3,
    kCLOCK_FlexComm4, kCLOCK_FlexComm5, \
    kCLOCK_FlexComm6, kCLOCK_FlexComm7,
    kCLOCK_Hs_Lspi \
}
```

4.3.24 #define LPUART_CLOCKS

Value:

```
{
    \
    kCLOCK_MinUart0, kCLOCK_MinUart1,
    kCLOCK_MinUart2, kCLOCK_MinUart3, kCLOCK_MinUart4,
    kCLOCK_MinUart5, \
    kCLOCK_MinUart6, kCLOCK_MinUart7 \
}
```


4.3.25 #define BI2C_CLOCKS

Value:

```
{
    \
    kCLOCK_BI2c0, kCLOCK_BI2c1, kCLOCK_BI2c2,
    kCLOCK_BI2c3, kCLOCK_BI2c4, kCLOCK_BI2c5,
    kCLOCK_BI2c6, kCLOCK_BI2c7 \
}
```

4.3.26 #define LPSPI_CLOCKS

Value:

```
{
    \
    kCLOCK_LSpi0, kCLOCK_LSpi1, kCLOCK_LSpi2,
    kCLOCK_LSpi3, kCLOCK_LSpi4, kCLOCK_LSpi5,
    kCLOCK_LSpi6, kCLOCK_LSpi7 \
}
```

4.3.27 #define FLEXI2S_CLOCKS

Value:

```
{
    \
    kCLOCK_FlexI2s0, kCLOCK_FlexI2s1,
    kCLOCK_FlexI2s2, kCLOCK_FlexI2s3, kCLOCK_FlexI2s4,
    kCLOCK_FlexI2s5, \
    kCLOCK_FlexI2s6, kCLOCK_FlexI2s7 \
}
```

4.3.28 #define CTIMER_CLOCKS

Value:

```
{
    \
    kCLOCK_Timer0, kCLOCK_Timer1,
    kCLOCK_Timer2, kCLOCK_Timer3, kCLOCK_Timer4 \
}
```

4.3.29 #define SDIO_CLOCKS

Value:

```
{  
    kCLOCK_Sdio \  
}
```

4.3.30 #define USB1CLK_CLOCKS

Value:

```
{  
    kCLOCK_Usb1Clk \  
}
```

4.3.31 #define FREQME_CLOCKS

Value:

```
{  
    kCLOCK_Freqme \  
}
```

4.3.32 #define USBRAM_CLOCKS

Value:

```
{  
    kCLOCK_UsbRam1 \  
}
```

4.3.33 #define RNG_CLOCKS

Value:

```
{  
    kCLOCK_Rng \  
}
```

4.3.34 #define USBHMR0_CLOCKS

Value:

```
{  
    \kCLOCK_UsbHmr0 \  
}
```

4.3.35 #define USBHSL0_CLOCKS

Value:

```
{  
    \kCLOCK_UsbHsl0 \  
}
```

4.3.36 #define HASHCRYPT_CLOCKS

Value:

```
{  
    \kCLOCK_HashCrypt \  
}
```

4.3.37 #define POWERQUAD_CLOCKS

Value:

```
{  
    \kCLOCK_PowerQuad \  
}
```

4.3.38 #define PLULUT_CLOCKS

Value:

```
{  
    \kCLOCK_Plulut \  
}
```

4.3.39 #define PUF_CLOCKS

Value:

```
{  
    kCLOCK_Puf \  
}
```

4.3.40 #define CASPER_CLOCKS

Value:

```
{  
    kCLOCK_Casper \  
}
```

4.3.41 #define ANALOGCTRL_CLOCKS

Value:

```
{  
    kCLOCK_AnalogCtrl \  
}
```

4.3.42 #define HS_LSPI_CLOCKS

Value:

```
{  
    kCLOCK_Hs_Lspi \  
}
```

4.3.43 #define GPIO_SEC_CLOCKS

Value:

```
{  
    kCLOCK_Gpio_Sec \  
}
```

4.3.44 #define GPIO_SEC_INT_CLOCKS**Value:**

```
{
    kCLOCK_Gpio_Sec_Int \
}
```

4.3.45 #define USBD_CLOCKS**Value:**

```
{
    kCLOCK_Usbd0, kCLOCK_Usbh1, kCLOCK_Usbd1 \
}
```

4.3.46 #define USBH_CLOCKS**Value:**

```
{
    kCLOCK_Usbh1 \
}
```

4.3.47 #define CLK_GATE_REG_OFFSET_SHIFT 8U**4.3.48 #define BUS_CLK kCLOCK_BusClk****4.3.49 #define CLK_ATTACH_ID(mux, sel, pos) (((uint32_t)(mux) << 0U) | (((uint32_t)(sel) + 1U) & 0xFU) << 8U) << ((uint32_t)(pos)*12U))**

[4 bits for choice, 0 means invalid choice] [8 bits mux ID]*

4.3.50 #define PLL_CONFIGFLAG_USEINRATE (1U << 0U)

When the PLL_CONFIGFLAG_USEINRATE flag is selected, the 'InputRate' field in the configuration structure must be assigned with the expected PLL frequency. If the PLL_CONFIGFLAG_USEINRATE is not used, 'InputRate' is ignored in the configuration function and the driver will determine the PLL rate from the currently selected PLL source. This flag might be used to configure the PLL input clock more accurately when using the WDT oscillator or a more dynamic CLKIN source.

When the `PLL_CONFIGFLAG_FORCENOFRACT` flag is selected, the PLL hardware for the automatic bandwidth selection, Spread Spectrum (SS) support, and fractional M-divider are not used.

Flag to use `InputRate` in PLL configuration structure for setup

4.3.51 `#define PLL_SETUPFLAG_POWERUP (1U << 0U)`

Setup will power on the PLL after setup

4.4 Typedef Documentation

4.4.1 `typedef enum _clock_ip_name clock_ip_name_t`

4.4.2 `typedef enum _clock_name clock_name_t`

4.4.3 `typedef enum _ss_modwvctrl ss_modwvctrl_t`

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

4.4.4 `typedef struct _pll_config pll_config_t`

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

4.4.5 `typedef struct _pll_setup pll_setup_t`

It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

4.4.6 `typedef enum _clock_usbfs_src clock_usbfs_src_t`

4.4.7 `typedef enum _clock_usbhs_src clock_usbhs_src_t`

4.4.8 `typedef enum _clock_usb_phy_src clock_usb_phy_src_t`

4.5 Enumeration Type Documentation

4.5.1 enum_clock_ip_name

Enumerator

kCLOCK_IpInvalid Invalid Ip Name.

kCLOCK_Rom Clock gate name: Rom.

kCLOCK_Sram1 Clock gate name: Sram1.

kCLOCK_Sram2 Clock gate name: Sram2.

kCLOCK_Sram3 Clock gate name: Sram3.

kCLOCK_Sram4 Clock gate name: Sram4.

kCLOCK_Flash Clock gate name: Flash.

kCLOCK_Fmc Clock gate name: Fmc.

kCLOCK_InputMux Clock gate name: InputMux.

kCLOCK_Iocon Clock gate name: Iocon.

kCLOCK_Gpio0 Clock gate name: Gpio0.

kCLOCK_Gpio1 Clock gate name: Gpio1.

kCLOCK_Gpio2 Clock gate name: Gpio2.

kCLOCK_Gpio3 Clock gate name: Gpio3.

kCLOCK_Pint Clock gate name: Pint.

kCLOCK_Gint Clock gate name: Gint.

kCLOCK_Dma0 Clock gate name: Dma0.

kCLOCK_Crc Clock gate name: Crc.

kCLOCK_Wwdt Clock gate name: Wwdt.

kCLOCK_Rtc Clock gate name: Rtc.

kCLOCK_Mailbox Clock gate name: Mailbox.

kCLOCK_Adc0 Clock gate name: Adc0.

kCLOCK_Mrt Clock gate name: Mrt.

kCLOCK_OsTimer0 Clock gate name: OsTimer0.

kCLOCK_Sct0 Clock gate name: Sct0.

kCLOCK_Utick0 Clock gate name: Utick0.

kCLOCK_FlexComm0 Clock gate name: FlexComm0.

kCLOCK_FlexComm1 Clock gate name: FlexComm1.

kCLOCK_FlexComm2 Clock gate name: FlexComm2.

kCLOCK_FlexComm3 Clock gate name: FlexComm3.

kCLOCK_FlexComm4 Clock gate name: FlexComm4.

kCLOCK_FlexComm5 Clock gate name: FlexComm5.

kCLOCK_FlexComm6 Clock gate name: FlexComm6.

kCLOCK_FlexComm7 Clock gate name: FlexComm7.

kCLOCK_MinUart0 Clock gate name: MinUart0.

kCLOCK_MinUart1 Clock gate name: MinUart1.

kCLOCK_MinUart2 Clock gate name: MinUart2.

kCLOCK_MinUart3 Clock gate name: MinUart3.

kCLOCK_MinUart4 Clock gate name: MinUart4.

kCLOCK_MinUart5 Clock gate name: MinUart5.

kCLOCK_MinUart6 Clock gate name: MinUart6.
kCLOCK_MinUart7 Clock gate name: MinUart7.
kCLOCK_LSpi0 Clock gate name: LSpi0.
kCLOCK_LSpi1 Clock gate name: LSpi1.
kCLOCK_LSpi2 Clock gate name: LSpi2.
kCLOCK_LSpi3 Clock gate name: LSpi3.
kCLOCK_LSpi4 Clock gate name: LSpi4.
kCLOCK_LSpi5 Clock gate name: LSpi5.
kCLOCK_LSpi6 Clock gate name: LSpi6.
kCLOCK_LSpi7 Clock gate name: LSpi7.
kCLOCK_BI2c0 Clock gate name: BI2c0.
kCLOCK_BI2c1 Clock gate name: BI2c1.
kCLOCK_BI2c2 Clock gate name: BI2c2.
kCLOCK_BI2c3 Clock gate name: BI2c3.
kCLOCK_BI2c4 Clock gate name: BI2c4.
kCLOCK_BI2c5 Clock gate name: BI2c5.
kCLOCK_BI2c6 Clock gate name: BI2c6.
kCLOCK_BI2c7 Clock gate name: BI2c7.
kCLOCK_FlexI2s0 Clock gate name: FlexI2s0.
kCLOCK_FlexI2s1 Clock gate name: FlexI2s1.
kCLOCK_FlexI2s2 Clock gate name: FlexI2s2.
kCLOCK_FlexI2s3 Clock gate name: FlexI2s3.
kCLOCK_FlexI2s4 Clock gate name: FlexI2s4.
kCLOCK_FlexI2s5 Clock gate name: FlexI2s5.
kCLOCK_FlexI2s6 Clock gate name: FlexI2s6.
kCLOCK_FlexI2s7 Clock gate name: FlexI2s7.
kCLOCK_Timer2 Clock gate name: Timer2.
kCLOCK_Usbd0 Clock gate name: Usbd0.
kCLOCK_Timer0 Clock gate name: Timer0.
kCLOCK_Timer1 Clock gate name: Timer1.
kCLOCK_Pvt Clock gate name: Pvt.
kCLOCK_Ezha Clock gate name: Ezha.
kCLOCK_Ezha Clock gate name: Ezha.
kCLOCK_Ezha Clock gate name: Ezha.
kCLOCK_Dma1 Clock gate name: Dma1.
kCLOCK_Comp Clock gate name: Comp.
kCLOCK_Sdio Clock gate name: Sdio.
kCLOCK_Usbh1 Clock gate name: Usbh1.
kCLOCK_Usbd1 Clock gate name: Usbd1.
kCLOCK_UsbRam1 Clock gate name: UsbRam1.
kCLOCK_UsbIClk Clock gate name: UsbIClk.
kCLOCK_Freqme Clock gate name: Freqme.
kCLOCK_Rng Clock gate name: Rng.
kCLOCK_InputMux1 Clock gate name: InputMux1.
kCLOCK_Sysctl Clock gate name: Sysctl.
kCLOCK_UsbHmr0 Clock gate name: UsbHmr0.

kCLOCK_UsbHsl0 Clock gate name: UsbHsl0.
kCLOCK_HashCrypt Clock gate name: HashCrypt.
kCLOCK_PowerQuad Clock gate name: PowerQuad.
kCLOCK_PluLut Clock gate name: PluLut.
kCLOCK_Timer3 Clock gate name: Timer3.
kCLOCK_Timer4 Clock gate name: Timer4.
kCLOCK_Puf Clock gate name: Puf.
kCLOCK_Casper Clock gate name: Casper.
kCLOCK_AnalogCtrl Clock gate name: AnalogCtrl.
kCLOCK_Hs_Lspi Clock gate name: Lspi.
kCLOCK_Gpio_Sec Clock gate name: GPIO Sec.
kCLOCK_Gpio_Sec_Int Clock gate name: GPIO SEC Int.

4.5.2 enum_clock_name

Enumerator

kCLOCK_CoreSysClk Core/system clock (aka MAIN_CLK)
kCLOCK_BusClk Bus clock (AHB clock)
kCLOCK_ClockOut CLOCKOUT.
kCLOCK_FroHf FRO48/96.
kCLOCK_Pll1Out PLL1 Output.
kCLOCK_Mclk MCLK.
kCLOCK_Fro12M FRO12M.
kCLOCK_ExtClk External Clock.
kCLOCK_Pll0Out PLL0 Output.
kCLOCK_FlexI2S FlexI2S clock.

4.5.3 enum_clock_attach_id

Enumerator

kFRO12M_to_MAIN_CLK Attach FRO12M to MAIN_CLK.
kEXT_CLK_to_MAIN_CLK Attach EXT_CLK to MAIN_CLK.
kFRO1M_to_MAIN_CLK Attach FRO1M to MAIN_CLK.
kFRO_HF_to_MAIN_CLK Attach FRO_HF to MAIN_CLK.
kPLL0_to_MAIN_CLK Attach PLL0 to MAIN_CLK.
kPLL1_to_MAIN_CLK Attach PLL1 to MAIN_CLK.
kOSC32K_to_MAIN_CLK Attach OSC32K to MAIN_CLK.
kMAIN_CLK_to_CLKOUT Attach MAIN_CLK to CLKOUT.
kPLL0_to_CLKOUT Attach PLL0 to CLKOUT.
kEXT_CLK_to_CLKOUT Attach EXT_CLK to CLKOUT.
kFRO_HF_to_CLKOUT Attach FRO_HF to CLKOUT.

kFRO1M_to_CLKOUT Attach FRO1M to CLKOUT.
kPLL1_to_CLKOUT Attach PLL1 to CLKOUT.
kOSC32K_to_CLKOUT Attach OSC32K to CLKOUT.
kNONE_to_SYS_CLKOUT Attach NONE to SYS_CLKOUT.
kFRO12M_to_PLL0 Attach FRO12M to PLL0.
kEXT_CLK_to_PLL0 Attach EXT_CLK to PLL0.
kFRO1M_to_PLL0 Attach FRO1M to PLL0.
kOSC32K_to_PLL0 Attach OSC32K to PLL0.
kNONE_to_PLL0 Attach NONE to PLL0.
kMAIN_CLK_to_ADC_CLK Attach MAIN_CLK to ADC_CLK.
kPLL0_to_ADC_CLK Attach PLL0 to ADC_CLK.
kFRO_HF_to_ADC_CLK Attach FRO_HF to ADC_CLK.
kNONE_to_ADC_CLK Attach NONE to ADC_CLK.
kMAIN_CLK_to_USB0_CLK Attach MAIN_CLK to USB0_CLK.
kPLL0_to_USB0_CLK Attach PLL0 to USB0_CLK.
kFRO_HF_to_USB0_CLK Attach FRO_HF to USB0_CLK.
kPLL1_to_USB0_CLK Attach PLL1 to USB0_CLK.
kNONE_to_USB0_CLK Attach NONE to USB0_CLK.
kMAIN_CLK_to_FLEXCOMM0 Attach MAIN_CLK to FLEXCOMM0.
kPLL0_DIV_to_FLEXCOMM0 Attach PLL0_DIV to FLEXCOMM0.
kFRO12M_to_FLEXCOMM0 Attach FRO12M to FLEXCOMM0.
kFRO_HF_DIV_to_FLEXCOMM0 Attach FRO_HF_DIV to FLEXCOMM0.
kFRO1M_to_FLEXCOMM0 Attach FRO1M to FLEXCOMM0.
kMCLK_to_FLEXCOMM0 Attach MCLK to FLEXCOMM0.
kOSC32K_to_FLEXCOMM0 Attach OSC32K to FLEXCOMM0.
kNONE_to_FLEXCOMM0 Attach NONE to FLEXCOMM0.
kMAIN_CLK_to_FLEXCOMM1 Attach MAIN_CLK to FLEXCOMM1.
kPLL0_DIV_to_FLEXCOMM1 Attach PLL0_DIV to FLEXCOMM1.
kFRO12M_to_FLEXCOMM1 Attach FRO12M to FLEXCOMM1.
kFRO_HF_DIV_to_FLEXCOMM1 Attach FRO_HF_DIV to FLEXCOMM1.
kFRO1M_to_FLEXCOMM1 Attach FRO1M to FLEXCOMM1.
kMCLK_to_FLEXCOMM1 Attach MCLK to FLEXCOMM1.
kOSC32K_to_FLEXCOMM1 Attach OSC32K to FLEXCOMM1.
kNONE_to_FLEXCOMM1 Attach NONE to FLEXCOMM1.
kMAIN_CLK_to_FLEXCOMM2 Attach MAIN_CLK to FLEXCOMM2.
kPLL0_DIV_to_FLEXCOMM2 Attach PLL0_DIV to FLEXCOMM2.
kFRO12M_to_FLEXCOMM2 Attach FRO12M to FLEXCOMM2.
kFRO_HF_DIV_to_FLEXCOMM2 Attach FRO_HF_DIV to FLEXCOMM2.
kFRO1M_to_FLEXCOMM2 Attach FRO1M to FLEXCOMM2.
kMCLK_to_FLEXCOMM2 Attach MCLK to FLEXCOMM2.
kOSC32K_to_FLEXCOMM2 Attach OSC32K to FLEXCOMM2.
kNONE_to_FLEXCOMM2 Attach NONE to FLEXCOMM2.
kMAIN_CLK_to_FLEXCOMM3 Attach MAIN_CLK to FLEXCOMM3.
kPLL0_DIV_to_FLEXCOMM3 Attach PLL0_DIV to FLEXCOMM3.
kFRO12M_to_FLEXCOMM3 Attach FRO12M to FLEXCOMM3.

kFRO_HF_DIV_to_FLEXCOMM3 Attach FRO_HF_DIV to FLEXCOMM3.
kFRO1M_to_FLEXCOMM3 Attach FRO1M to FLEXCOMM3.
kMCLK_to_FLEXCOMM3 Attach MCLK to FLEXCOMM3.
kOSC32K_to_FLEXCOMM3 Attach OSC32K to FLEXCOMM3.
kNONE_to_FLEXCOMM3 Attach NONE to FLEXCOMM3.
kMAIN_CLK_to_FLEXCOMM4 Attach MAIN_CLK to FLEXCOMM4.
kPLL0_DIV_to_FLEXCOMM4 Attach PLL0_DIV to FLEXCOMM4.
kFRO12M_to_FLEXCOMM4 Attach FRO12M to FLEXCOMM4.
kFRO_HF_DIV_to_FLEXCOMM4 Attach FRO_HF_DIV to FLEXCOMM4.
kFRO1M_to_FLEXCOMM4 Attach FRO1M to FLEXCOMM4.
kMCLK_to_FLEXCOMM4 Attach MCLK to FLEXCOMM4.
kOSC32K_to_FLEXCOMM4 Attach OSC32K to FLEXCOMM4.
kNONE_to_FLEXCOMM4 Attach NONE to FLEXCOMM4.
kMAIN_CLK_to_FLEXCOMM5 Attach MAIN_CLK to FLEXCOMM5.
kPLL0_DIV_to_FLEXCOMM5 Attach PLL0_DIV to FLEXCOMM5.
kFRO12M_to_FLEXCOMM5 Attach FRO12M to FLEXCOMM5.
kFRO_HF_DIV_to_FLEXCOMM5 Attach FRO_HF_DIV to FLEXCOMM5.
kFRO1M_to_FLEXCOMM5 Attach FRO1M to FLEXCOMM5.
kMCLK_to_FLEXCOMM5 Attach MCLK to FLEXCOMM5.
kOSC32K_to_FLEXCOMM5 Attach OSC32K to FLEXCOMM5.
kNONE_to_FLEXCOMM5 Attach NONE to FLEXCOMM5.
kMAIN_CLK_to_FLEXCOMM6 Attach MAIN_CLK to FLEXCOMM6.
kPLL0_DIV_to_FLEXCOMM6 Attach PLL0_DIV to FLEXCOMM6.
kFRO12M_to_FLEXCOMM6 Attach FRO12M to FLEXCOMM6.
kFRO_HF_DIV_to_FLEXCOMM6 Attach FRO_HF_DIV to FLEXCOMM6.
kFRO1M_to_FLEXCOMM6 Attach FRO1M to FLEXCOMM6.
kMCLK_to_FLEXCOMM6 Attach MCLK to FLEXCOMM6.
kOSC32K_to_FLEXCOMM6 Attach OSC32K to FLEXCOMM6.
kNONE_to_FLEXCOMM6 Attach NONE to FLEXCOMM6.
kMAIN_CLK_to_FLEXCOMM7 Attach MAIN_CLK to FLEXCOMM7.
kPLL0_DIV_to_FLEXCOMM7 Attach PLL0_DIV to FLEXCOMM7.
kFRO12M_to_FLEXCOMM7 Attach FRO12M to FLEXCOMM7.
kFRO_HF_DIV_to_FLEXCOMM7 Attach FRO_HF_DIV to FLEXCOMM7.
kFRO1M_to_FLEXCOMM7 Attach FRO1M to FLEXCOMM7.
kMCLK_to_FLEXCOMM7 Attach MCLK to FLEXCOMM7.
kOSC32K_to_FLEXCOMM7 Attach OSC32K to FLEXCOMM7.
kNONE_to_FLEXCOMM7 Attach NONE to FLEXCOMM7.
kMAIN_CLK_to_HSLSPI Attach MAIN_CLK to HSLSPI.
kPLL0_DIV_to_HSLSPI Attach PLL0_DIV to HSLSPI.
kFRO12M_to_HSLSPI Attach FRO12M to HSLSPI.
kFRO_HF_DIV_to_HSLSPI Attach FRO_HF_DIV to HSLSPI.
kFRO1M_to_HSLSPI Attach FRO1M to HSLSPI.
kOSC32K_to_HSLSPI Attach OSC32K to HSLSPI.
kNONE_to_HSLSPI Attach NONE to HSLSPI.
kFRO_HF_to_MCLK Attach FRO_HF to MCLK.

kPLL0_to_MCLK Attach PLL0 to MCLK.
kNONE_to_MCLK Attach NONE to MCLK.
kMAIN_CLK_to_SCT_CLK Attach MAIN_CLK to SCT_CLK.
kPLL0_to_SCT_CLK Attach PLL0 to SCT_CLK.
kEXT_CLK_to_SCT_CLK Attach EXT_CLK to SCT_CLK.
kFRO_HF_to_SCT_CLK Attach FRO_HF to SCT_CLK.
kMCLK_to_SCT_CLK Attach MCLK to SCT_CLK.
kNONE_to_SCT_CLK Attach NONE to SCT_CLK.
kMAIN_CLK_to_SDIO_CLK Attach MAIN_CLK to SDIO_CLK.
kPLL0_to_SDIO_CLK Attach PLL0 to SDIO_CLK.
kFRO_HF_to_SDIO_CLK Attach FRO_HF to SDIO_CLK.
kPLL1_to_SDIO_CLK Attach PLL1 to SDIO_CLK.
kNONE_to_SDIO_CLK Attach NONE to SDIO_CLK.
kFRO32K_to_OSC32K Attach FRO32K to OSC32K.
kXTAL32K_to_OSC32K Attach XTAL32K to OSC32K.
kTRACE_DIV_to_TRACE Attach TRACE_DIV to TRACE.
kFRO1M_to_TRACE Attach FRO1M to TRACE.
kOSC32K_to_TRACE Attach OSC32K to TRACE.
kNONE_to_TRACE Attach NONE to TRACE.
kSYSTICK_DIV0_to_SYSTICK0 Attach SYSTICK_DIV0 to SYSTICK0.
kFRO1M_to_SYSTICK0 Attach FRO1M to SYSTICK0.
kOSC32K_to_SYSTICK0 Attach OSC32K to SYSTICK0.
kNONE_to_SYSTICK0 Attach NONE to SYSTICK0.
kSYSTICK_DIV1_to_SYSTICK1 Attach SYSTICK_DIV1 to SYSTICK1.
kFRO1M_to_SYSTICK1 Attach FRO1M to SYSTICK1.
kOSC32K_to_SYSTICK1 Attach OSC32K to SYSTICK1.
kNONE_to_SYSTICK1 Attach NONE to SYSTICK1.
kFRO12M_to_PLL1 Attach FRO12M to PLL1.
kEXT_CLK_to_PLL1 Attach EXT_CLK to PLL1.
kFRO1M_to_PLL1 Attach FRO1M to PLL1.
kOSC32K_to_PLL1 Attach OSC32K to PLL1.
kNONE_to_PLL1 Attach NONE to PLL1.
kMAIN_CLK_to_CTIMER0 Attach MAIN_CLK to CTIMER0.
kPLL0_to_CTIMER0 Attach PLL0 to CTIMER0.
kFRO_HF_to_CTIMER0 Attach FRO_HF to CTIMER0.
kFRO1M_to_CTIMER0 Attach FRO1M to CTIMER0.
kMCLK_to_CTIMER0 Attach MCLK to CTIMER0.
kOSC32K_to_CTIMER0 Attach OSC32K to CTIMER0.
kNONE_to_CTIMER0 Attach NONE to CTIMER0.
kMAIN_CLK_to_CTIMER1 Attach MAIN_CLK to CTIMER1.
kPLL0_to_CTIMER1 Attach PLL0 to CTIMER1.
kFRO_HF_to_CTIMER1 Attach FRO_HF to CTIMER1.
kFRO1M_to_CTIMER1 Attach FRO1M to CTIMER1.
kMCLK_to_CTIMER1 Attach MCLK to CTIMER1.
kOSC32K_to_CTIMER1 Attach OSC32K to CTIMER1.

kNONE_to_CTIMER1 Attach NONE to CTIMER1.
kMAIN_CLK_to_CTIMER2 Attach MAIN_CLK to CTIMER2.
kPLL0_to_CTIMER2 Attach PLL0 to CTIMER2.
kFRO_HF_to_CTIMER2 Attach FRO_HF to CTIMER2.
kFRO1M_to_CTIMER2 Attach FRO1M to CTIMER2.
kMCLK_to_CTIMER2 Attach MCLK to CTIMER2.
kOSC32K_to_CTIMER2 Attach OSC32K to CTIMER2.
kNONE_to_CTIMER2 Attach NONE to CTIMER2.
kMAIN_CLK_to_CTIMER3 Attach MAIN_CLK to CTIMER3.
kPLL0_to_CTIMER3 Attach PLL0 to CTIMER3.
kFRO_HF_to_CTIMER3 Attach FRO_HF to CTIMER3.
kFRO1M_to_CTIMER3 Attach FRO1M to CTIMER3.
kMCLK_to_CTIMER3 Attach MCLK to CTIMER3.
kOSC32K_to_CTIMER3 Attach OSC32K to CTIMER3.
kNONE_to_CTIMER3 Attach NONE to CTIMER3.
kMAIN_CLK_to_CTIMER4 Attach MAIN_CLK to CTIMER4.
kPLL0_to_CTIMER4 Attach PLL0 to CTIMER4.
kFRO_HF_to_CTIMER4 Attach FRO_HF to CTIMER4.
kFRO1M_to_CTIMER4 Attach FRO1M to CTIMER4.
kMCLK_to_CTIMER4 Attach MCLK to CTIMER4.
kOSC32K_to_CTIMER4 Attach OSC32K to CTIMER4.
kNONE_to_CTIMER4 Attach NONE to CTIMER4.
kNONE_to_NONE Attach NONE to NONE.

4.5.4 enum_clock_div_name

Enumerator

kCLOCK_DivSystickClk0 Systick Clk0 Divider.
kCLOCK_DivSystickClk1 Systick Clk1 Divider.
kCLOCK_DivArmTrClkDiv Arm Tr Clk Div Divider.
kCLOCK_DivFlexFrg0 Flex Frg0 Divider.
kCLOCK_DivFlexFrg1 Flex Frg1 Divider.
kCLOCK_DivFlexFrg2 Flex Frg2 Divider.
kCLOCK_DivFlexFrg3 Flex Frg3 Divider.
kCLOCK_DivFlexFrg4 Flex Frg4 Divider.
kCLOCK_DivFlexFrg5 Flex Frg5 Divider.
kCLOCK_DivFlexFrg6 Flex Frg6 Divider.
kCLOCK_DivFlexFrg7 Flex Frg7 Divider.
kCLOCK_DivAhbClk Ahb Clock Divider.
kCLOCK_DivClkOut Clk Out Divider.
kCLOCK_DivFrohClk Frohf Clock Divider.
kCLOCK_DivWdtClk Wdt Clock Divider.
kCLOCK_DivAdcAsyncClk Adc Async Clock Divider.

kCLOCK_DivUsb0Clk Usb0 Clock Divider.
kCLOCK_DivMClk I2S MCLK Clock Divider.
kCLOCK_DivSctClk Sct Clock Divider.
kCLOCK_DivSdioClk Sdio Clock Divider.
kCLOCK_DivPll0Clk PLL clock divider.

4.5.5 enum_ss_progmodfm

Enumerator

kSS_MF_512 Nss = 512 (fm ? 3.9 - 7.8 kHz)
kSS_MF_384 Nss = 384 (fm ? 5.2 - 10.4 kHz)
kSS_MF_256 Nss = 256 (fm ? 7.8 - 15.6 kHz)
kSS_MF_128 Nss = 128 (fm ? 15.6 - 31.3 kHz)
kSS_MF_64 Nss = 64 (fm ? 32.3 - 64.5 kHz)
kSS_MF_32 Nss = 32 (fm ? 62.5- 125 kHz)
kSS_MF_24 Nss = 24 (fm ? 83.3- 166.6 kHz)
kSS_MF_16 Nss = 16 (fm ? 125- 250 kHz)

4.5.6 enum_ss_progmoddp

Enumerator

kSS_MR_K0 k = 0 (no spread spectrum)
kSS_MR_K1 k = 1
kSS_MR_K1_5 k = 1.5
kSS_MR_K2 k = 2
kSS_MR_K3 k = 3
kSS_MR_K4 k = 4
kSS_MR_K6 k = 6
kSS_MR_K8 k = 8

4.5.7 enum_ss_modwvctrl

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

Enumerator

kSS_MC_NOC no compensation
kSS_MC_RECC recommended setting
kSS_MC_MAXC max. compensation

4.5.8 enum _pll_error

Enumerator

kStatus_PLL_Success PLL operation was successful.
kStatus_PLL_OutputTooLow PLL output rate request was too low.
kStatus_PLL_OutputTooHigh PLL output rate request was too high.
kStatus_PLL_InputTooLow PLL input rate is too low.
kStatus_PLL_InputTooHigh PLL input rate is too high.
kStatus_PLL_OutsideIntLimit Requested output rate isn't possible.
kStatus_PLL_CCOTooLow Requested CCO rate isn't possible.
kStatus_PLL_CCOTooHigh Requested CCO rate isn't possible.

4.5.9 enum _clock_usbfs_src

Enumerator

kCLOCK_UsbfsSrcFro Use FRO 96 MHz.
kCLOCK_UsbfsSrcPll0 Use PLL0 output.
kCLOCK_UsbfsSrcMainClock Use Main clock.
kCLOCK_UsbfsSrcPll1 Use PLL1 clock.
kCLOCK_UsbfsSrcNone this may be selected in order to reduce power when no output is needed.

4.5.10 enum _clock_usbhs_src

Enumerator

kCLOCK_UsbSrcUnused Used when the function does not care the clock source.

4.5.11 enum _clock_usb_phy_src

Enumerator

kCLOCK_UsbPhySrcExt Use external crystal.

4.6 Function Documentation

**4.6.1 static void CLOCK_EnableClock (clock_ip_name_t *clk*) [inline],
 [static]**

Parameters

<i>clk</i>	: Clock to be enabled.
------------	------------------------

Returns

Nothing

**4.6.2 static void CLOCK_DisableClock (clock_ip_name_t *clk*) [inline],
[static]**

Parameters

<i>clk</i>	: Clock to be Disabled.
------------	-------------------------

Returns

Nothing

4.6.3 status_t CLOCK_SetupFROClocking (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Desired frequency (must be one of CLK_FRO_12MHZ or CLK_FRO_48MHZ or CLK_FRO_96MHZ)
--------------	--

Returns

returns success or fail status.

4.6.4 void CLOCK_SetFLASHAccessCyclesForFreq (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Input frequency
--------------	-------------------

Returns

Nothing

4.6.5 **status_t** CLOCK_SetupExtClocking (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.6.6 **status_t** CLOCK_SetupI2SMClkClocking (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.6.7 **status_t** CLOCK_SetupPLUClkInClocking (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.6.8 **void** CLOCK_AttachClk (clock_attach_id_t *connection*)

Parameters

<i>connection</i>	: Clock to be configured.
-------------------	---------------------------

Returns

Nothing

4.6.9 clock_attach_id_t CLOCK_GetClockAttachId (clock_attach_id_t *attachId*)

Parameters

<i>attachId</i>	: Clock attach id to get.
-----------------	---------------------------

Returns

Clock source value.

4.6.10 void CLOCK_SetClkDiv (clock_div_name_t *div_name*, uint32_t *divided_by_value*, bool *reset*)

Parameters

<i>div_name</i>	: Clock divider name
<i>divided_by_value</i> ,:	Value to be divided
<i>reset</i>	: Whether to reset the divider counter.

Returns

Nothing

4.6.11 void CLOCK_SetRtc1khzClkDiv (uint32_t *divided_by_value*)

Parameters

<i>divided_by_value,:</i>	Value to be divided
---------------------------	---------------------

Returns

Nothing

4.6.12 void CLOCK_SetRtc1hzClkDiv (uint32_t *divided_by_value*)

Parameters

<i>divided_by_value,:</i>	Value to be divided
---------------------------	---------------------

Returns

Nothing

4.6.13 uint32_t CLOCK_SetFlexCommClock (uint32_t *id*, uint32_t *freq*)

Parameters

<i>id</i>	: flexcomm instance id
<i>freq</i>	: output frequency

Returns

0 : the frequency range is out of range. 1 : switch successfully.

4.6.14 uint32_t CLOCK_GetFlexCommInputClock (uint32_t *id*)

Parameters

<i>id</i>	: flexcomm instance id
-----------	------------------------

Returns

Frequency value

4.6.15 uint32_t CLOCK_GetFreq (clock_name_t *clockName*)

Returns

Frequency of selected clock

4.6.16 uint32_t CLOCK_GetFro12MFreq (void)

Returns

Frequency of FRO 12MHz

4.6.17 uint32_t CLOCK_GetFro1MFreq (void)

Returns

Frequency of FRO 1MHz

4.6.18 uint32_t CLOCK_GetClockOutClkFreq (void)

Returns

Frequency of ClockOut

4.6.19 uint32_t CLOCK_GetAdcClkFreq (void)

Returns

Frequency of Adc.

4.6.20 uint32_t CLOCK_GetUsb0ClkFreq (void)

Returns

Frequency of Usb0 Clock.

4.6.21 uint32_t CLOCK_GetUsb1ClkFreq (void)

Returns

Frequency of Usb1 Clock.

4.6.22 uint32_t CLOCK_GetMclkClkFreq (void)

Returns

Frequency of MClk Clock.

4.6.23 uint32_t CLOCK_GetSctClkFreq (void)

Returns

Frequency of SCTimer Clock.

4.6.24 uint32_t CLOCK_GetSdioClkFreq (void)

Returns

Frequency of SDIO Clock.

4.6.25 uint32_t CLOCK_GetExtClkFreq (void)

Returns

Frequency of External Clock. If no external clock is used returns 0.

4.6.26 uint32_t CLOCK_GetWdtClkFreq (void)

Returns

Frequency of Watchdog

4.6.27 uint32_t CLOCK_GetFroHfFreq (void)

Returns

Frequency of High-Freq output of FRO

4.6.28 uint32_t CLOCK_GetPll0OutFreq (void)

Returns

Frequency of PLL

4.6.29 uint32_t CLOCK_GetPll1OutFreq (void)

Returns

Frequency of PLL

4.6.30 uint32_t CLOCK_GetOsc32KFreq (void)

Returns

Frequency of 32kHz osc

4.6.31 uint32_t CLOCK_GetCoreSysClkFreq (void)

Returns

Frequency of Core System

4.6.32 uint32_t CLOCK_GetI2SMClkFreq (void)

Returns

Frequency of I2S MCLK Clock

4.6.33 uint32_t CLOCK_GetPLUClkInFreq (void)

Returns

Frequency of PLU CLKIN Clock

4.6.34 uint32_t CLOCK_GetFlexCommClkFreq (uint32_t *id*)

Returns

Frequency of FlexComm Clock

4.6.35 uint32_t CLOCK_GetHsLspiClkFreq (void)

Returns

Frequency of High speed SPI Clock

4.6.36 uint32_t CLOCK_GetCTimerClkFreq (uint32_t *id*)

Returns

Frequency of CTimer functional Clock

4.6.37 uint32_t CLOCK_GetSystickClkFreq (uint32_t *id*)

Returns

Frequency of Systick Clock

4.6.38 uint32_t CLOCK_GetPLL0InClockRate (void)

Returns

PLL0 input clock rate

4.6.39 uint32_t CLOCK_GetPLL1InClockRate (void)

Returns

PLL1 input clock rate

4.6.40 uint32_t CLOCK_GetPLL0OutClockRate (bool *recompute*)

Parameters

<i>recompute</i>	: Forces a PLL rate recomputation if true
------------------	---

Returns

PLL0 output clock rate

Note

The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

4.6.41 __STATIC_INLINE void CLOCK_SetBypassPLL0 (bool *bypass*)

bypass : true to bypass PLL0 (PLL0 output = PLL0 input, false to disable bypass)

Returns

PLL0 output clock rate

4.6.42 __STATIC_INLINE void CLOCK_SetBypassPLL1 (bool *bypass*)

bypass : true to bypass PLL1 (PLL1 output = PLL1 input, false to disable bypass)

Returns

PLL1 output clock rate

4.6.43 `__STATIC_INLINE bool CLOCK_IsPLL0Locked (void)`

Returns

true if the PLL is locked, false if not locked

4.6.44 `__STATIC_INLINE bool CLOCK_IsPLL1Locked (void)`

Returns

true if the PLL1 is locked, false if not locked

4.6.45 `void CLOCK_SetStoredPLL0ClockRate (uint32_t rate)`

Parameters

<i>rate</i> ,:	Current rate of the PLL0
----------------	--------------------------

Returns

Nothing

4.6.46 `uint32_t CLOCK_GetPLL0OutFromSetup (pll_setup_t * pSetup)`

Parameters

<i>pSetup</i>	: Pointer to a PLL setup structure
---------------	------------------------------------

Returns

System PLL output clock rate the setup structure will generate

4.6.47 `pll_error_t CLOCK_SetupPLL0Data (pll_config_t * pControl, pll_setup_t * pSetup)`

Parameters

<i>pControl</i>	: Pointer to populated PLL control structure to generate setup with
<i>pSetup</i>	: Pointer to PLL setup structure to be filled

Returns

PLL_ERROR_SUCCESS on success, or PLL setup error code

Note

Actual frequency for setup may vary from the desired frequency based on the accuracy of input clocks, rounding, non-fractional PLL mode, etc.

4.6.48 `pll_error_t CLOCK_SetupPLL0Prec (pll_setup_t * pSetup, uint32_t flagcfg)`

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
<i>flagcfg</i>	: Flag configuration for PLL config structure

Returns

PLL_ERROR_SUCCESS on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.6.49 `pll_error_t CLOCK_SetPLL0Freq (const pll_setup_t * pSetup)`

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--

Returns

kStatus_PLL_Success on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.6.50 `pll_error_t CLOCK_SetPLL1Freq (const pll_setup_t * pSetup)`

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--

Returns

kStatus_PLL_Success on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.6.51 `void CLOCK_SetupPLL0Mult (uint32_t multiply_by, uint32_t input_freq)`

Parameters

<i>multiply_by</i>	: multiplier
<i>input_freq</i>	: Clock input frequency of the PLL

Returns

Nothing

Note

Unlike the `Chip_Clock_SetupSystemPLLPrec()` function, this function does not disable or enable PLL power, wait for PLL lock, or adjust system voltages. These must be done in the application. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

**4.6.52 static void CLOCK_DisableUsbDevicefs0Clock (clock_ip_name_t *clk*)
[inline], [static]**

Disable USB clock.

4.6.53 bool CLOCK_EnableUsbfs0DeviceClock (clock_usbfs_src_t *src*, uint32_t *freq*)

Parameters

<i>src</i>	: clock source
<i>freq</i> ,:	clock frequency Enable USB Device Full Speed clock.

4.6.54 bool CLOCK_EnableUsbfs0HostClock (clock_usbfs_src_t *src*, uint32_t *freq*)

Parameters

<i>src</i>	: clock source
<i>freq,:</i>	clock frequency Enable USB HOST Full Speed clock.

4.6.55 **bool CLOCK_EnableUsbhs0PhyPllClock (clock_usb_phy_src_t *src*, uint32_t *freq*)**

Enable USB phy clock.

4.6.56 **bool CLOCK_EnableUsbhs0DeviceClock (clock_usbhs_src_t *src*, uint32_t *freq*)**

Enable USB Device High Speed clock.

4.6.57 **bool CLOCK_EnableUsbhs0HostClock (clock_usbhs_src_t *src*, uint32_t *freq*)**

Enable USB HOST High Speed clock.

4.6.58 **void CLOCK_EnableOstimer32kClock (void)**

Returns

Nothing

Chapter 5

Power Driver

5.1 Overview

Power driver provides APIs to control peripherals power and control the system power mode.

Macros

- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX0` (1UL << 0)
SRAM instances retention control during low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX1` (1UL << 1)
Enable SRAMX_1 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX2` (1UL << 2)
Enable SRAMX_2 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX3` (1UL << 3)
Enable SRAMX_3 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM00` (1UL << 4)
Enable SRAM0_0 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM01` (1UL << 5)
Enable SRAM0_1 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM10` (1UL << 6)
Enable SRAM1_0 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM20` (1UL << 7)
Enable SRAM2_0 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM30` (1UL << 8)
Enable SRAM3_0 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM31` (1UL << 9)
Enable SRAM3_1 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM40` (1UL << 10)
Enable SRAM4_0 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM41` (1UL << 11)
Enable SRAM4_1 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM42` (1UL << 12)
Enable SRAM4_2 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM43` (1UL << 13)
Enable SRAM4_3 retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM_USB_HS` (1UL << 14)
Enable SRAM USB HS retention when entering in Low power modes.
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM_PUF` (1UL << 15)
Enable SRAM PUFF retention when entering in Low power modes.
- #define `WAKEUP_SYS` (1ULL << 0) /*!< [SLEEP, DEEP SLEEP] */ /* WWDT0_IRQ and BOD_IRQ*/
Low Power Modes Wake up sources.
- #define `WAKEUP_SDMA0` (1ULL << 1)
[SLEEP, DEEP SLEEP]
- #define `WAKEUP_GPIO_GLOBALINT0` (1ULL << 2)

- *[SLEEP, DEEP SLEEP, POWER DOWN]*
• #define **WAKEUP_GPIO_GLOBALINT1** (1ULL << 3)
- *[SLEEP, DEEP SLEEP, POWER DOWN]*
• #define **WAKEUP_GPIO_INT0_0** (1ULL << 4)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_GPIO_INT0_1** (1ULL << 5)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_GPIO_INT0_2** (1ULL << 6)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_GPIO_INT0_3** (1ULL << 7)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_UTICK** (1ULL << 8)
- *[SLEEP,]*
• #define **WAKEUP_MRT** (1ULL << 9)
- *[SLEEP,]*
• #define **WAKEUP_TIMER0** (1ULL << 10)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_TIMER1** (1ULL << 11)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_SCT** (1ULL << 12)
- *[SLEEP,]*
• #define **WAKEUP_TIMER3** (1ULL << 13)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM0** (1ULL << 14)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM1** (1ULL << 15)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM2** (1ULL << 16)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM3** (1ULL << 17)
- *[SLEEP, DEEP SLEEP, POWER DOWN]*
• #define **WAKEUP_FLEXCOMM4** (1ULL << 18)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM5** (1ULL << 19)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM6** (1ULL << 20)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_FLEXCOMM7** (1ULL << 21)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_ADC** (1ULL << 22)
- *[SLEEP,]*
• #define **WAKEUP_ACOMP_CAPT** (1ULL << 24)
- *[SLEEP, DEEP SLEEP, POWER DOWN]*
• #define **WAKEUP_USB0_NEEDCLK** (1ULL << 27)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_USB0** (1ULL << 28)
- *[SLEEP, DEEP SLEEP]*
• #define **WAKEUP_RTC_LITE_ALARM_WAKEUP** (1ULL << 29)
- *[SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]*
• #define **WAKEUP_EZH_ARCH_B** (1ULL << 30)
- *[SLEEP,]*

- #define `WAKEUP_WAKEUP_MAILBOX` (1ULL << 31)
 [SLEEP, DEEP SLEEP, POWER DOWN]
- #define `WAKEUP_GPIO_INT0_4` (1ULL << 32)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_GPIO_INT0_5` (1ULL << 33)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_GPIO_INT0_6` (1ULL << 34)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_GPIO_INT0_7` (1ULL << 35)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_TIMER2` (1ULL << 36)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_TIMER4` (1ULL << 37)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_OS_EVENT_TIMER` (1ULL << 38)
 [SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]
- #define `WAKEUP_SDIO` (1ULL << 42)
 [SLEEP,]
- #define `WAKEUP_USB1` (1ULL << 47)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_USB1_NEEDCLK` (1ULL << 48)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_SEC_HYPERVISOR_CALL` (1ULL << 49)
 [SLEEP,]
- #define `WAKEUP_SEC_GPIO_INT0_0` (1ULL << 50)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_SEC_GPIO_INT0_1` (1ULL << 51)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_PLU` (1ULL << 52)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_SHA` (1ULL << 54)
 [SLEEP,]
- #define `WAKEUP_CASPER` (1ULL << 55)
 [SLEEP,]
- #define `WAKEUP_PUFF` (1ULL << 56)
 [SLEEP,]
- #define `WAKEUP_PQ` (1ULL << 57)
 [SLEEP,]
- #define `WAKEUP_SDMA1` (1ULL << 58)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_LSPI_HS` (1ULL << 59)
 [SLEEP, DEEP SLEEP]
- #define `WAKEUP_ALLWAKEUPIOS` (1ULL << 63)
 [, DEEP POWER DOWN]
- #define `LOWPOWER_HWWAKE_FORCED` (1UL << 0)
 Sleep Postpone.
- #define `LOWPOWER_HWWAKE_PERIPHERALS` (1UL << 1)
 Wake for Flexcomms.
- #define `LOWPOWER_HWWAKE_SDMA0` (1UL << 3)
 Wake for DMA0.
- #define `LOWPOWER_HWWAKE_SDMA1` (1UL << 5)

- Wake for DMA1.*

 - #define `LOWPOWER_HWWAKE_ENABLE_FRO192M` (1UL << 31)
Need to be set if FRO192M is disable - via PDCTRL0 - in Deep Sleep mode and any of \LOWPOWER_HWWAKE_PERIPHERALS, LOWPOWER_HWWAKE_SDMA0 or LOWPOWER_HWWAKE_SDMA1 is set.
 - #define `LOWPOWER_CPURETCTRL_ENA_DISABLE` 0
In POWER DOWN mode, CPU Retention is disabled.
 - #define `LOWPOWER_CPURETCTRL_ENA_ENABLE` 1
In POWER DOWN mode, CPU Retention is enabled.
 - #define `LOWPOWER_WAKEUIOSRC_PIO0_INDEX` 0
Wake up I/O sources.
 - #define `LOWPOWER_WAKEUIOSRC_PIO1_INDEX` 2
Pin P0(28)
 - #define `LOWPOWER_WAKEUIOSRC_PIO2_INDEX` 4
Pin P1(18)
 - #define `LOWPOWER_WAKEUIOSRC_PIO3_INDEX` 6
Pin P1(30)
 - #define `LOWPOWER_WAKEUIOSRC_DISABLE` 0
Wake up is disable.
 - #define `LOWPOWER_WAKEUIOSRC_RISING` 1
Wake up on rising edge.
 - #define `LOWPOWER_WAKEUIOSRC_FALLING` 2
Wake up on falling edge.
 - #define `LOWPOWER_WAKEUIOSRC_RISING_FALLING` 3
Wake up on both rising or falling edges.
 - #define `LOWPOWER_WAKEUIO_PIO0_PULLUPDOWN_INDEX` 8
Wake-up I/O 0 pull-up/down configuration index.
 - #define `LOWPOWER_WAKEUIO_PIO1_PULLUPDOWN_INDEX` 9
Wake-up I/O 1 pull-up/down configuration index.
 - #define `LOWPOWER_WAKEUIO_PIO2_PULLUPDOWN_INDEX` 10
Wake-up I/O 2 pull-up/down configuration index.
 - #define `LOWPOWER_WAKEUIO_PIO3_PULLUPDOWN_INDEX` 11
Wake-up I/O 3 pull-up/down configuration index.
 - #define `LOWPOWER_WAKEUIO_PIO0_PULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO0_PULLUPDOWN_INDEX)
Wake-up I/O 0 pull-up/down mask.
 - #define `LOWPOWER_WAKEUIO_PIO1_PULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO1_PULLUPDOWN_INDEX)
Wake-up I/O 1 pull-up/down mask.
 - #define `LOWPOWER_WAKEUIO_PIO2_PULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO2_PULLUPDOWN_INDEX)
Wake-up I/O 2 pull-up/down mask.
 - #define `LOWPOWER_WAKEUIO_PIO3_PULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO3_PULLUPDOWN_INDEX)
Wake-up I/O 3 pull-up/down mask.
 - #define `LOWPOWER_WAKEUIO_PULLDOWN` 0
Select pull-down.
 - #define `LOWPOWER_WAKEUIO_PULLUP` 1
Select pull-up.
 - #define `LOWPOWER_WAKEUIO_PIO0_DISABLEPULLUPDOWN_INDEX` 12
Wake-up I/O 0 pull-up/down disable/enable control index.

- #define `LOWPOWER_WAKEUIO_PIO1_DISABLEPULLUPDOWN_INDEX` 13
Wake-up I/O 1 pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO2_DISABLEPULLUPDOWN_INDEX` 14
Wake-up I/O 2 pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO3_DISABLEPULLUPDOWN_INDEX` 15
Wake-up I/O 3 pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO0_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO0_DISABLEPULLUPDOWN_INDEX)
Wake-up I/O 0 pull-up/down disable/enable mask.
- #define `LOWPOWER_WAKEUIO_PIO1_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO1_DISABLEPULLUPDOWN_INDEX)
Wake-up I/O 1 pull-up/down disable/enable mask.
- #define `LOWPOWER_WAKEUIO_PIO2_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO2_DISABLEPULLUPDOWN_INDEX)
Wake-up I/O 2 pull-up/down disable/enable mask.
- #define `LOWPOWER_WAKEUIO_PIO3_DISABLEPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO3_DISABLEPULLUPDOWN_INDEX)
Wake-up I/O 3 pull-up/down disable/enable mask.
- #define `LOWPOWER_WAKEUIO_PIO0_USEEXTERNALPULLUPDOWN_INDEX` (16)
Wake-up I/O 0 use external pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO1_USEEXTERNALPULLUPDOWN_INDEX` (17)
Wake-up I/O 1 use external pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO2_USEEXTERNALPULLUPDOWN_INDEX` (18)
Wake-up I/O 2 use external pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO3_USEEXTERNALPULLUPDOWN_INDEX` (19)
Wake-up I/O 3 use external pull-up/down disable/enable control index.
- #define `LOWPOWER_WAKEUIO_PIO0_USEEXTERNALPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO0_USEEXTERNALPULLUPDOWN_INDEX)
Wake-up I/O 0 use external pull-up/down \ disable/enable mask, 0: disable, 1: enable.
- #define `LOWPOWER_WAKEUIO_PIO1_USEEXTERNALPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO1_USEEXTERNALPULLUPDOWN_INDEX)
Wake-up I/O 1 use external pull-up/down \ disable/enable mask, 0: disable, 1: enable.
- #define `LOWPOWER_WAKEUIO_PIO2_USEEXTERNALPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO2_USEEXTERNALPULLUPDOWN_INDEX)
Wake-up I/O 2 use external pull-up/down \ disable/enable mask, 0: disable, 1: enable.
- #define `LOWPOWER_WAKEUIO_PIO3_USEEXTERNALPULLUPDOWN_MASK` (1UL << LOWPOWER_WAKEUIO_PIO3_USEEXTERNALPULLUPDOWN_INDEX)
Wake-up I/O 3 use external pull-up/down \ disable/enable mask, 0: disable, 1: enable.

Typedefs

- typedef enum `pd_bits pd_bit_t`
Analog components power modes control during low power modes.
- typedef enum `_power_bod_vbat_level power_bod_vbat_level_t`
BOD VBAT level.
- typedef enum `_power_bod_hyst power_bod_hyst_t`
BOD Hysteresis control.
- typedef enum `_power_bod_core_level power_bod_core_level_t`
BOD core level.
- typedef enum

```
_power_device_reset_cause power_device_reset_cause_t
```

Device Reset Causes.

- typedef enum

```
_power_device_boot_mode power_device_boot_mode_t
```

Device Boot Modes.

Enumerations

- enum `pd_bits`
Analog components power modes control during low power modes.
- enum `_power_bod_vbat_level` {
`kPOWER_BodVbatLevel1000mv = 0,`
`kPOWER_BodVbatLevel1100mv = 1,`
`kPOWER_BodVbatLevel1200mv = 2,`
`kPOWER_BodVbatLevel1300mv = 3,`
`kPOWER_BodVbatLevel1400mv = 4,`
`kPOWER_BodVbatLevel1500mv = 5,`
`kPOWER_BodVbatLevel1600mv = 6,`
`kPOWER_BodVbatLevel1650mv = 7,`
`kPOWER_BodVbatLevel1700mv = 8,`
`kPOWER_BodVbatLevel1750mv = 9,`
`kPOWER_BodVbatLevel1800mv = 10,`
`kPOWER_BodVbatLevel1900mv = 11,`
`kPOWER_BodVbatLevel2000mv = 12,`
`kPOWER_BodVbatLevel2100mv = 13,`
`kPOWER_BodVbatLevel2200mv = 14,`
`kPOWER_BodVbatLevel2300mv = 15,`
`kPOWER_BodVbatLevel2400mv = 16,`
`kPOWER_BodVbatLevel2500mv = 17,`
`kPOWER_BodVbatLevel2600mv = 18,`
`kPOWER_BodVbatLevel2700mv = 19,`
`kPOWER_BodVbatLevel2806mv = 20,`
`kPOWER_BodVbatLevel2900mv = 21,`
`kPOWER_BodVbatLevel3000mv = 22,`
`kPOWER_BodVbatLevel3100mv = 23,`
`kPOWER_BodVbatLevel3200mv = 24,`
`kPOWER_BodVbatLevel3300mv = 25 }`
BOD VBAT level.
- enum `_power_bod_hyst` {
`kPOWER_BodHystLevel25mv = 0U,`
`kPOWER_BodHystLevel50mv = 1U,`
`kPOWER_BodHystLevel75mv = 2U,`
`kPOWER_BodHystLevel100mv = 3U }`
BOD Hysteresis control.
- enum `_power_bod_core_level` {

```

kPOWER_BodCoreLevel600mv = 0,
kPOWER_BodCoreLevel650mv = 1,
kPOWER_BodCoreLevel700mv = 2,
kPOWER_BodCoreLevel750mv = 3,
kPOWER_BodCoreLevel800mv = 4,
kPOWER_BodCoreLevel850mv = 5,
kPOWER_BodCoreLevel900mv = 6,
kPOWER_BodCoreLevel950mv = 7 }

```

BOD core level.

- enum `_power_device_reset_cause` {


```

kRESET_CAUSE_POR = 0UL,
kRESET_CAUSE_PADRESET = 1UL,
kRESET_CAUSE_BODRESET = 2UL,
kRESET_CAUSE_ARMSYSTEMRESET = 3UL,
kRESET_CAUSE_WDTRESET = 4UL,
kRESET_CAUSE_SWRRESET = 5UL,
kRESET_CAUSE_CDOGRESET = 6UL,
kRESET_CAUSE_DPDRESET_WAKEUIO = 7UL,
kRESET_CAUSE_DPDRESET_RTC = 8UL,
kRESET_CAUSE_DPDRESET_OSTIMER = 9UL,
kRESET_CAUSE_DPDRESET_WAKEUIO_RTC = 10UL,
kRESET_CAUSE_DPDRESET_WAKEUIO_OSTIMER = 11UL,
kRESET_CAUSE_DPDRESET_RTC_OSTIMER = 12UL,
kRESET_CAUSE_DPDRESET_WAKEUIO_RTC_OSTIMER = 13UL,
kRESET_CAUSE_NOT_RELEVANT,
kRESET_CAUSE_NOT_DETERMINISTIC = 15UL }

```

Device Reset Causes.

- enum `_power_device_boot_mode` {


```

kBOOT_MODE_POWER_UP,
kBOOT_MODE_LP_DEEP_SLEEP = 1UL,
kBOOT_MODE_LP_POWER_DOWN = 2UL,
kBOOT_MODE_LP_DEEP_POWER_DOWN = 4UL }

```

Device Boot Modes.

Functions

- static void `POWER_EnablePD` (`pd_bit_t en`)

API to enable PDRUNCFG bit in the Syscon.
- static void `POWER_DisablePD` (`pd_bit_t en`)

API to disable PDRUNCFG bit in the Syscon.
- static void `POWER_SetBodVbatLevel` (`power_bod_vbat_level_t level`, `power_bod_hyst_t hyst`, `bool enBodVbatReset`)

set BOD VBAT level.
- static void `POWER_EnableDeepSleep` (`void`)

API to enable deep sleep bit in the ARM Core.
- static void `POWER_DisableDeepSleep` (`void`)

API to disable deep sleep bit in the ARM Core.

- void `POWER_CycleCpuAndFlash` (void)
Shut off the Flash and execute the `_WFI()`, then power up the Flash after wake-up event This MUST BE EXECUTED outside the Flash: either from ROM or from SRAM. The rest could stay in Flash. But, for consistency, it is preferable to have all functions defined in this file implemented in ROM.
- void `POWER_EnterDeepSleep` (uint32_t exclude_from_pd, uint32_t sram_retention_ctrl, uint64_t wakeup_interrupts, uint32_t hardware_wake_ctrl)
Configures and enters in DEEP-SLEEP low power mode.
- void `POWER_EnterPowerDown` (uint32_t exclude_from_pd, uint32_t sram_retention_ctrl, uint64_t wakeup_interrupts, uint32_t cpu_retention_ctrl)
Configures and enters in POWERDOWN low power mode.
- void `POWER_EnterDeepPowerDown` (uint32_t exclude_from_pd, uint32_t sram_retention_ctrl, uint64_t wakeup_interrupts, uint32_t wakeup_io_ctrl)
Configures and enters in DEEPPOWERDOWN low power mode.
- void `POWER_EnterSleep` (void)
Configures and enters in SLEEP low power mode.
- void `POWER_SetVoltageForFreq` (uint32_t system_freq_hz)
Power Library API to choose normal regulation and set the voltage for the desired operating frequency.
- void `POWER_Xtal16mhzCapabankTrim` (int32_t pi32_16MfXtalIecLoadpF_x100, int32_t pi32_16MfXtalPPcbParCappF_x100, int32_t pi32_16MfXtalNPcbParCappF_x100)
Sets board-specific trim values for 16MHz XTAL.
- void `POWER_Xtal32khzCapabankTrim` (int32_t pi32_32kfXtalIecLoadpF_x100, int32_t pi32_32kfXtalPPcbParCappF_x100, int32_t pi32_32kfXtalNPcbParCappF_x100)
Sets board-specific trim values for 32kHz XTAL.
- void `POWER_SetXtal16mhzLdo` (void)
Enables and sets LDO for 16MHz XTAL.
- void `POWER_GetWakeUpCause` (power_device_reset_cause_t *p_reset_cause, power_device_boot_mode_t *p_boot_mode, uint32_t *p_wakeupio_cause)
Return some key information related to the device reset causes / wake-up sources, for all power modes.

Driver version

- #define `FSL_POWER_DRIVER_VERSION` (MAKE_VERSION(1, 0, 0))
power driver version 1.0.0.

5.2 Macro Definition Documentation

5.2.1 #define FSL_POWER_DRIVER_VERSION (MAKE_VERSION(1, 0, 0))

5.2.2 #define LOWPOWER_SRAMRETCTRL_RETEN_RAMX0 (1UL << 0)

Enable SRAMX_0 retention when entering in Low power modes

5.2.3 #define LOWPOWER_HWWAKE_FORCED (1UL << 0)

Force peripheral clocking to stay on during deep-sleep mode.

5.2.4 #define LOWPOWER_HWWAKE_PERIPHERALS (1UL << 1)

Any Flexcomm FIFO reaching the level specified by its own TXLVL will cause \ peripheral clocking to wake up temporarily while the related status is asserted

5.2.5 #define LOWPOWER_HWWAKE_SDMA0 (1UL << 3)

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER_HWWAKE_PERIPHERALS

5.2.6 #define LOWPOWER_HWWAKE_SDMA1 (1UL << 5)

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER_HWWAKE_PERIPHERALS

5.2.7 #define LOWPOWER_WAKEUPIOSRC_PIO0_INDEX 0

Pin P1(1)

5.3 Enumeration Type Documentation

5.3.1 enum _power_bod_vbat_level

Enumerator

<i>kPOWER_BodVbatLevel1000mv</i>	Brown out detector VBAT level 1V.
<i>kPOWER_BodVbatLevel1100mv</i>	Brown out detector VBAT level 1.1V.
<i>kPOWER_BodVbatLevel1200mv</i>	Brown out detector VBAT level 1.2V.
<i>kPOWER_BodVbatLevel1300mv</i>	Brown out detector VBAT level 1.3V.
<i>kPOWER_BodVbatLevel1400mv</i>	Brown out detector VBAT level 1.4V.
<i>kPOWER_BodVbatLevel1500mv</i>	Brown out detector VBAT level 1.5V.
<i>kPOWER_BodVbatLevel1600mv</i>	Brown out detector VBAT level 1.6V.
<i>kPOWER_BodVbatLevel1650mv</i>	Brown out detector VBAT level 1.65V.
<i>kPOWER_BodVbatLevel1700mv</i>	Brown out detector VBAT level 1.7V.
<i>kPOWER_BodVbatLevel1750mv</i>	Brown out detector VBAT level 1.75V.
<i>kPOWER_BodVbatLevel1800mv</i>	Brown out detector VBAT level 1.8V.
<i>kPOWER_BodVbatLevel1900mv</i>	Brown out detector VBAT level 1.9V.
<i>kPOWER_BodVbatLevel2000mv</i>	Brown out detector VBAT level 2V.
<i>kPOWER_BodVbatLevel2100mv</i>	Brown out detector VBAT level 2.1V.
<i>kPOWER_BodVbatLevel2200mv</i>	Brown out detector VBAT level 2.2V.
<i>kPOWER_BodVbatLevel2300mv</i>	Brown out detector VBAT level 2.3V.
<i>kPOWER_BodVbatLevel2400mv</i>	Brown out detector VBAT level 2.4V.

<i>kPOWER_BodVbatLevel2500mv</i>	Brown out detector VBAT level 2.5V.
<i>kPOWER_BodVbatLevel2600mv</i>	Brown out detector VBAT level 2.6V.
<i>kPOWER_BodVbatLevel2700mv</i>	Brown out detector VBAT level 2.7V.
<i>kPOWER_BodVbatLevel2806mv</i>	Brown out detector VBAT level 2.806V.
<i>kPOWER_BodVbatLevel2900mv</i>	Brown out detector VBAT level 2.9V.
<i>kPOWER_BodVbatLevel3000mv</i>	Brown out detector VBAT level 3.0V.
<i>kPOWER_BodVbatLevel3100mv</i>	Brown out detector VBAT level 3.1V.
<i>kPOWER_BodVbatLevel3200mv</i>	Brown out detector VBAT level 3.2V.
<i>kPOWER_BodVbatLevel3300mv</i>	Brown out detector VBAT level 3.3V.

5.3.2 enum _power_bod_hyst

Enumerator

<i>kPOWER_BodHystLevel25mv</i>	BOD Hysteresis control level 25mv.
<i>kPOWER_BodHystLevel50mv</i>	BOD Hysteresis control level 50mv.
<i>kPOWER_BodHystLevel75mv</i>	BOD Hysteresis control level 75mv.
<i>kPOWER_BodHystLevel100mv</i>	BOD Hysteresis control level 100mv.

5.3.3 enum _power_bod_core_level

Enumerator

<i>kPOWER_BodCoreLevel600mv</i>	Brown out detector core level 600mV.
<i>kPOWER_BodCoreLevel650mv</i>	Brown out detector core level 650mV.
<i>kPOWER_BodCoreLevel700mv</i>	Brown out detector core level 700mV.
<i>kPOWER_BodCoreLevel750mv</i>	Brown out detector core level 750mV.
<i>kPOWER_BodCoreLevel800mv</i>	Brown out detector core level 800mV.
<i>kPOWER_BodCoreLevel850mv</i>	Brown out detector core level 850mV.
<i>kPOWER_BodCoreLevel900mv</i>	Brown out detector core level 900mV.
<i>kPOWER_BodCoreLevel950mv</i>	Brown out detector core level 950mV.

5.3.4 enum _power_device_reset_cause

Enumerator

<i>kRESET_CAUSE_POR</i>	Power On Reset.
<i>kRESET_CAUSE_PADRESET</i>	Hardware Pin Reset.
<i>kRESET_CAUSE_BODRESET</i>	Brown-out Detector reset (either BODVBAT or BODCORE)
<i>kRESET_CAUSE_ARMSYSTEMRESET</i>	ARM System Reset.
<i>kRESET_CAUSE_WDTRESET</i>	Watchdog Timer Reset.

kRESET_CAUSE_SWRESET Software Reset.

kRESET_CAUSE_CDOGRESET Code Watchdog Reset.

kRESET_CAUSE_DPDRESET_WAKEUIO Any of the 4 wake-up pins.

kRESET_CAUSE_DPDRESET_RTC Real Time Counter (RTC)

kRESET_CAUSE_DPDRESET_OSTIMER OS Event Timer (OSTIMER)

kRESET_CAUSE_DPDRESET_WAKEUIO_RTC Any of the 4 wake-up pins and RTC (it is not possible to distinguish which of these 2 events occurred first)

kRESET_CAUSE_DPDRESET_WAKEUIO_OSTIMER Any of the 4 wake-up pins and OSTIMER (it is not possible to distinguish which of these 2 events occurred first)

kRESET_CAUSE_DPDRESET_RTC_OSTIMER Real Time Counter or OS Event Timer (it is not possible to distinguish which of these 2 events occurred first)

kRESET_CAUSE_DPDRESET_WAKEUIO_RTC_OSTIMER Any of the 4 wake-up pins (it is not possible to distinguish which of these 3 events occurred first)

kRESET_CAUSE_NOT_RELEVANT No reset cause (for example, this code is used when waking up from DEEP-SLEEP low power mode)

kRESET_CAUSE_NOT_DETERMINISTIC Unknown Reset Cause. Should be treated like "-Hardware Pin Reset" from an application point of view.

5.3.5 enum _power_device_boot_mode

Enumerator

kBOOT_MODE_POWER_UP All non Low Power Mode wake up (Power On Reset, Pin Reset, BoD Reset, ARM System Reset ...)

kBOOT_MODE_LP_DEEP_SLEEP Wake up from DEEP-SLEEP Low Power mode.

kBOOT_MODE_LP_POWER_DOWN Wake up from POWER-DOWN Low Power mode.

kBOOT_MODE_LP_DEEP_POWER_DOWN Wake up from DEEP-POWER-DOWN Low Power mode.

5.4 Function Documentation

5.4.1 static void POWER_EnablePD (pd_bit_t en) [inline], [static]

Note that enabling the bit powers down the peripheral

Parameters

<i>en</i>	peripheral for which to enable the PDRUNCFG bit
-----------	---

Returns

none

5.4.2 `static void POWER_DisablePD (pd_bit_t en) [inline], [static]`

Note that disabling the bit powers up the peripheral

Parameters

<i>en</i>	peripheral for which to disable the PDRUNCFG bit
-----------	--

Returns

none

5.4.3 static void POWER_SetBodVbatLevel (power_bod_vbat_level_t *level*, power_bod_hyst_t *hyst*, bool *enBodVbatReset*) [inline], [static]

Parameters

<i>level</i>	BOD detect level
<i>hyst</i>	BoD Hysteresis control
<i>enBodVbat-Reset</i>	VBAT brown out detect reset

5.4.4 static void POWER_EnableDeepSleep (void) [inline], [static]

Returns

none

5.4.5 static void POWER_DisableDeepSleep (void) [inline], [static]

Returns

none

5.4.6 void POWER_CycleCpuAndFlash (void)

Returns

Nothing

5.4.7 void POWER_EnterDeepSleep (uint32_t *exclude_from_pd*, uint32_t *sram_retention_ctrl*, uint64_t *wakeup_interrupts*, uint32_t *hardware_wake_ctrl*)

Parameters

<i>exclude_from_pd,:</i>	
<i>sram_retention_ctrl,:</i>	
<i>wakeup_interrupts,:</i>	
<i>hardware_wake_ctrl,:</i>	

Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back in case of CPU retention or if POWERDOWN is not taken (for instance because an interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if POWERDOWN is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset) reset)

5.4.8 void POWER_EnterPowerDown (uint32_t *exclude_from_pd*, uint32_t *sram_retention_ctrl*, uint64_t *wakeup_interrupts*, uint32_t *cpu_retention_ctrl*)

Parameters

<i>exclude_from_pd,:</i>	
<i>sram_retention_ctrl,:</i>	
<i>wakeup_interrupts,:</i>	

<i>cpu_retention_ctrl</i> ,:	0 = CPU retention is disable / 1 = CPU retention is enabled, all other values are RESERVED.
------------------------------	---

Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back in case of CPU retention or if POWERDOWN is not taken (for instance because an interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if POWERDOWN is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - In case of CPU retention, it is the responsibility of the user to make sure that SRAM instance containing the stack used to call this function WILL BE preserved during low power (via parameter "sram_retention_ctrl") 4 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset) reset)

5.4.9 void POWER_EnterDeepPowerDown (uint32_t exclude_from_pd, uint32_t sram_retention_ctrl, uint64_t wakeup_interrupts, uint32_t wakeup_io_ctrl)

Parameters

<i>exclude_from_pd</i> ,:	
<i>sram_retention_ctrl</i> ,:	
<i>wakeup_interrupts</i> ,:	
<i>wakeup_io_ctrl</i> ,:	

Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back if DEEPPowerDown is not taken (for instance because an RTC or OSTIMER interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if DEEPPowerDown is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset)

5.4.10 void POWER_EnterSleep (void)

Parameters

	:	
--	---	--

Returns

Nothing

5.4.11 void POWER_SetVoltageForFreq (uint32_t system_freq_hz)

Parameters

<i>system_freq_hz</i>	- The desired frequency (in Hertz) at which the part would like to operate, note that the voltage and flash wait states should be set before changing frequency
-----------------------	---

Returns

none

5.4.12 void POWER_Xtal16mhzCapabankTrim (int32_t *pi32_16MfXtallecLoadpF_x100*, int32_t *pi32_16MfXtalPPcbParCappF_x100*, int32_t *pi32_16MfXtalNPcbParCappF_x100*)

Parameters

<i>pi32_16MfXtallecLoadpF_x100</i>	Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_16MfXtalPPcbParCappF_x100</i>	PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_16MfXtalNPcbParCappF_x100</i>	PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120

Returns

none

Note

Following default Values can be used: `pi32_32MfXtalIecLoadpF_x100` Load capacitance, pF x 100 : 600 `pi32_32MfXtalPPcbParCappF_x100` PCB +ve parasitic capacitance, pF x 100 : 20 `pi32_32MfXtalNPcbParCappF_x100` PCB -ve parasitic capacitance, pF x 100 : 40

5.4.13 void POWER_Xtal32khzCapabankTrim (int32_t *pi32_32kfXtalIecLoadpF_x100*, int32_t *pi32_32kfXtalPPcbParCappF_x100*, int32_t *pi32_32kfXtalNPcbParCappF_x100*)

Parameters

<i>pi32_32kfXtalIecLoadpF_x100</i>	Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_32kfXtalPPcbParCappF_x100</i>	PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120
<i>pi32_32kfXtalNPcbParCappF_x100</i>	PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120

Returns

none

Note

Following default Values can be used: `pi32_32kfXtalIecLoadpF_x100` Load capacitance, pF x 100 : 600 `pi32_32kfXtalPPcbParCappF_x100` PCB +ve parasitic capacitance, pF x 100 : 40 `pi32_32kfXtalNPcbParCappF_x100` PCB -ve parasitic capacitance, pF x 100 : 40

5.4.14 void POWER_SetXtal16mhzLdo (void)

Returns

none

5.4.15 void POWER_GetWakeUpCause (power_device_reset_cause_t * *p_reset_cause*, power_device_boot_mode_t * *p_boot_mode*, uint32_t * *p_wakeupio_cause*)

Parameters

<i>p_reset_cause</i>	: the device reset cause, according to the definition of power_device_reset_cause_t type.
<i>p_boot_mode</i>	: the device boot mode, according to the definition of power_device_boot_mode_t type.
<i>p_wakeupio_cause</i> ;	the wake-up pin sources, according to the definition of register PMC->WAKEIIOCAUSE[3:0].

Returns

Nothing

- ```

!!! IMPORTANT ERRATA - IMPORTANT ERRATA - IMPORTANT ERRATA !!!
!!! valid ONLY for LPC55S69 (not for LPC55S16 and LPC55S06) !!!
!!! when FALLING EDGE DETECTION is enabled on wake-up pins: !!!
- 1. p_wakeupio_cause is NOT ACCURATE
- 2. Spurious kRESET_CAUSE_DPDRESET_WAKEUIO* event is reported when
several wake-up sources are enabled during DEEP-POWER-DOWN
(like enabling wake-up on RTC and Falling edge wake-up pins)

```

# Chapter 6

## Reset Driver

### 6.1 Overview

Reset driver supports peripheral reset and system reset.

#### Macros

- #define `ADC_RSTS`

#### Typedefs

- typedef enum `_SYSCON_RSTn SYSCON_RSTn_t`  
*Enumeration for peripheral reset control bits.*



## Enumerations

- enum \_SYSCON\_RSTn {
  - kROM\_RST\_SHIFT\_RSTn = 0 | 1U,
  - kSRAM1\_RST\_SHIFT\_RSTn = 0 | 3U,
  - kSRAM2\_RST\_SHIFT\_RSTn = 0 | 4U,
  - kSRAM3\_RST\_SHIFT\_RSTn = 0 | 5U,
  - kSRAM4\_RST\_SHIFT\_RSTn = 0 | 6U,
  - kFLASH\_RST\_SHIFT\_RSTn = 0 | 7U,
  - kFMC\_RST\_SHIFT\_RSTn = 0 | 8U,
  - kSPIFI\_RST\_SHIFT\_RSTn = 0 | 10U,
  - kMUX0\_RST\_SHIFT\_RSTn = 0 | 11U,
  - kIOCON\_RST\_SHIFT\_RSTn = 0 | 13U,
  - kGPIO0\_RST\_SHIFT\_RSTn = 0 | 14U,
  - kGPIO1\_RST\_SHIFT\_RSTn = 0 | 15U,
  - kGPIO2\_RST\_SHIFT\_RSTn = 0 | 16U,
  - kGPIO3\_RST\_SHIFT\_RSTn = 0 | 17U,
  - kPINT\_RST\_SHIFT\_RSTn = 0 | 18U,
  - kGINT\_RST\_SHIFT\_RSTn = 0 | 19U,
  - kDMA0\_RST\_SHIFT\_RSTn = 0 | 20U,
  - kCRC\_RST\_SHIFT\_RSTn = 0 | 21U,
  - kWWDT\_RST\_SHIFT\_RSTn = 0 | 22U,
  - kRTC\_RST\_SHIFT\_RSTn = 0 | 23U,
  - kMAILBOX\_RST\_SHIFT\_RSTn = 0 | 26U,
  - kADC0\_RST\_SHIFT\_RSTn = 0 | 27U,
  - kMRT\_RST\_SHIFT\_RSTn = 65536 | 0U,
  - kOSTIMER0\_RST\_SHIFT\_RSTn = 65536 | 1U,
  - kSCT0\_RST\_SHIFT\_RSTn = 65536 | 2U,
  - kSCTIPU\_RST\_SHIFT\_RSTn = 65536 | 6U,
  - kUTICK\_RST\_SHIFT\_RSTn = 65536 | 10U,
  - kFC0\_RST\_SHIFT\_RSTn = 65536 | 11U,
  - kFC1\_RST\_SHIFT\_RSTn = 65536 | 12U,
  - kFC2\_RST\_SHIFT\_RSTn = 65536 | 13U,
  - kFC3\_RST\_SHIFT\_RSTn = 65536 | 14U,
  - kFC4\_RST\_SHIFT\_RSTn = 65536 | 15U,
  - kFC5\_RST\_SHIFT\_RSTn = 65536 | 16U,
  - kFC6\_RST\_SHIFT\_RSTn = 65536 | 17U,
  - kFC7\_RST\_SHIFT\_RSTn = 65536 | 18U,
  - kCTIMER2\_RST\_SHIFT\_RSTn = 65536 | 22U,
  - kUSB0D\_RST\_SHIFT\_RSTn = 65536 | 25U,
  - kCTIMER0\_RST\_SHIFT\_RSTn = 65536 | 26U,
  - kCTIMER1\_RST\_SHIFT\_RSTn = 65536 | 27U,
  - kPVT\_RST\_SHIFT\_RSTn = 65536 | 28U,
  - kEZHA\_RST\_SHIFT\_RSTn = 65536 | 30U,
  - kEZHB\_RST\_SHIFT\_RSTn = 65536 | 31U,
  - kDMA1\_RST\_SHIFT\_RSTn = 131072 | 1U,
  - kCMP\_RST\_SHIFT\_RSTn = 131072 | 2U,
  - kUSB1H\_RST\_SHIFT\_RSTn = 131072 | 4U,
  - kUSB1D\_RST\_SHIFT\_RSTn = 131072 | 5U,

```
kGPIOSECINT_RST_SHIFT_RSTn = 131072 | 30U }
Enumeration for peripheral reset control bits.
```

## Functions

- void [RESET\\_SetPeripheralReset](#) (reset\_ip\_name\_t peripheral)  
*Assert reset to peripheral.*
- void [RESET\\_ClearPeripheralReset](#) (reset\_ip\_name\_t peripheral)  
*Clear reset to peripheral.*
- void [RESET\\_PeripheralReset](#) (reset\_ip\_name\_t peripheral)  
*Reset peripheral module.*
- static void [RESET\\_ReleasePeripheralReset](#) (reset\_ip\_name\_t peripheral)  
*Release peripheral module.*

## Driver version

- #define [FSL\\_RESET\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 4, 0))  
*reset driver version 2.4.0*

## 6.2 Macro Definition Documentation

### 6.2.1 #define ADC\_RSTS

Value:

```
{
 kADC0_RST_SHIFT_RSTn \
} /* Reset bits for ADC peripheral */
```

Array initializers with peripheral reset bits

## 6.3 Typedef Documentation

### 6.3.1 typedef enum \_SYSCON\_RSTn SYSCON\_RSTn\_t

Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers

## 6.4 Enumeration Type Documentation

### 6.4.1 enum \_SYSCON\_RSTn

Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers

Enumerator

*kROM\_RST\_SHIFT\_RSTn* ROM reset control

***kSRAM1\_RST\_SHIFT\_RSTn*** SRAM1 reset control  
***kSRAM2\_RST\_SHIFT\_RSTn*** SRAM2 reset control  
***kSRAM3\_RST\_SHIFT\_RSTn*** SRAM3 reset control  
***kSRAM4\_RST\_SHIFT\_RSTn*** SRAM4 reset control  
***kFLASH\_RST\_SHIFT\_RSTn*** Flash controller reset control  
***kFMC\_RST\_SHIFT\_RSTn*** Flash accelerator reset control  
***kSPIFI\_RST\_SHIFT\_RSTn*** SPIFI reset control  
***kMUX0\_RST\_SHIFT\_RSTn*** Input mux0 reset control  
***kIOCON\_RST\_SHIFT\_RSTn*** IOCON reset control  
***kGPIO0\_RST\_SHIFT\_RSTn*** GPIO0 reset control  
***kGPIO1\_RST\_SHIFT\_RSTn*** GPIO1 reset control  
***kGPIO2\_RST\_SHIFT\_RSTn*** GPIO2 reset control  
***kGPIO3\_RST\_SHIFT\_RSTn*** GPIO3 reset control  
***kPINT\_RST\_SHIFT\_RSTn*** Pin interrupt (PINT) reset control  
***kGINT\_RST\_SHIFT\_RSTn*** Grouped interrupt (PINT) reset control.  
***kDMA0\_RST\_SHIFT\_RSTn*** DMA reset control  
***kCRC\_RST\_SHIFT\_RSTn*** CRC reset control  
***kWWDT\_RST\_SHIFT\_RSTn*** Watchdog timer reset control  
***kRTC\_RST\_SHIFT\_RSTn*** RTC reset control  
***kMAILBOX\_RST\_SHIFT\_RSTn*** Mailbox reset control  
***kADC0\_RST\_SHIFT\_RSTn*** ADC0 reset control  
***kMRT\_RST\_SHIFT\_RSTn*** Multi-rate timer (MRT) reset control  
***kOSTIMER0\_RST\_SHIFT\_RSTn*** OSTimer0 reset control  
***kSCT0\_RST\_SHIFT\_RSTn*** SCTimer/PWM 0 (SCT0) reset control  
***kSCTIPU\_RST\_SHIFT\_RSTn*** SCTIPU reset control  
***kUTICK\_RST\_SHIFT\_RSTn*** Micro-tick timer reset control  
***kFC0\_RST\_SHIFT\_RSTn*** Flexcomm Interface 0 reset control  
***kFC1\_RST\_SHIFT\_RSTn*** Flexcomm Interface 1 reset control  
***kFC2\_RST\_SHIFT\_RSTn*** Flexcomm Interface 2 reset control  
***kFC3\_RST\_SHIFT\_RSTn*** Flexcomm Interface 3 reset control  
***kFC4\_RST\_SHIFT\_RSTn*** Flexcomm Interface 4 reset control  
***kFC5\_RST\_SHIFT\_RSTn*** Flexcomm Interface 5 reset control  
***kFC6\_RST\_SHIFT\_RSTn*** Flexcomm Interface 6 reset control  
***kFC7\_RST\_SHIFT\_RSTn*** Flexcomm Interface 7 reset control  
***kCTIMER2\_RST\_SHIFT\_RSTn*** CTimer 2 reset control  
***kUSB0D\_RST\_SHIFT\_RSTn*** USB0 Device reset control  
***kCTIMER0\_RST\_SHIFT\_RSTn*** CTimer 0 reset control  
***kCTIMER1\_RST\_SHIFT\_RSTn*** CTimer 1 reset control  
***kPVT\_RST\_SHIFT\_RSTn*** PVT reset control  
***kEZHA\_RST\_SHIFT\_RSTn*** EZHA reset control  
***kEZHB\_RST\_SHIFT\_RSTn*** EZHB reset control  
***kDMA1\_RST\_SHIFT\_RSTn*** DMA1 reset control  
***kCMP\_RST\_SHIFT\_RSTn*** CMP reset control  
***kSDIO\_RST\_SHIFT\_RSTn*** SDIO reset control  
***kUSB1H\_RST\_SHIFT\_RSTn*** USBHS Host reset control

*kUSBID\_RST\_SHIFT\_RSTn* USBHS Device reset control  
*kUSBIRAM\_RST\_SHIFT\_RSTn* USB RAM reset control  
*kUSB1\_RST\_SHIFT\_RSTn* USBHS reset control  
*kFREQME\_RST\_SHIFT\_RSTn* FREQME reset control  
*kGPIO4\_RST\_SHIFT\_RSTn* GPIO4 reset control  
*kGPIO5\_RST\_SHIFT\_RSTn* GPIO5 reset control  
*kAES\_RST\_SHIFT\_RSTn* AES reset control  
*kOTP\_RST\_SHIFT\_RSTn* OTP reset control  
*kRNG\_RST\_SHIFT\_RSTn* RNG reset control  
*kMUX1\_RST\_SHIFT\_RSTn* Input mux1 reset control  
*kUSB0HMR\_RST\_SHIFT\_RSTn* USB0HMR reset control  
*kUSB0HSL\_RST\_SHIFT\_RSTn* USB0HSL reset control  
*kHASHCRYPT\_RST\_SHIFT\_RSTn* HASHCRYPT reset control  
*kPOWERQUAD\_RST\_SHIFT\_RSTn* PowerQuad reset control  
*kPLULUT\_RST\_SHIFT\_RSTn* PLU LUT reset control  
*kCTIMER3\_RST\_SHIFT\_RSTn* CTimer 3 reset control  
*kCTIMER4\_RST\_SHIFT\_RSTn* CTimer 4 reset control  
*kPUF\_RST\_SHIFT\_RSTn* PUF reset control  
*kCASPER\_RST\_SHIFT\_RSTn* CASPER reset control  
*kCAPO\_RST\_SHIFT\_RSTn* CASPER reset control  
*kOSTIMER1\_RST\_SHIFT\_RSTn* OSTIMER1 reset control  
*kANALOGCTL\_RST\_SHIFT\_RSTn* ANALOG\_CTL reset control  
*kHLSPI\_RST\_SHIFT\_RSTn* HS LSPI reset control  
*kGPIOSEC\_RST\_SHIFT\_RSTn* GPIO Secure reset control  
*kGPIOSECINT\_RST\_SHIFT\_RSTn* GPIO Secure int reset control

## 6.5 Function Documentation

### 6.5.1 void RESET\_SetPeripheralReset ( reset\_ip\_name\_t *peripheral* )

Asserts reset signal to specified peripheral module.

Parameters

|                   |                                                                                                                                      |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>peripheral</i> | Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register. |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------|

### 6.5.2 void RESET\_ClearPeripheralReset ( reset\_ip\_name\_t *peripheral* )

Clears reset signal to specified peripheral module, allows it to operate.

Parameters

|                   |                                                                                                                                     |
|-------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>peripheral</i> | Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register. |
|-------------------|-------------------------------------------------------------------------------------------------------------------------------------|

### 6.5.3 void RESET\_PeripheralReset ( reset\_ip\_name\_t *peripheral* )

Reset peripheral module.

Parameters

|                   |                                                                                                                          |
|-------------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>peripheral</i> | Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register. |
|-------------------|--------------------------------------------------------------------------------------------------------------------------|

### 6.5.4 static void RESET\_ReleasePeripheralReset ( reset\_ip\_name\_t *peripheral* ) [inline], [static]

Release peripheral module.

Parameters

|                   |                                                                                                                            |
|-------------------|----------------------------------------------------------------------------------------------------------------------------|
| <i>peripheral</i> | Peripheral to release. The enum argument contains encoding of reset register and reset bit position in the reset register. |
|-------------------|----------------------------------------------------------------------------------------------------------------------------|

# Chapter 7

## ANACTRL: Analog Control Driver

### 7.1 ANACTRL function groups

### 7.2 Overview

### 7.3 Function groups

The ANACTRL driver supports initialization/configuration/operation for optimization/customization purpose.

#### 7.3.1 Initialization and deinitialization

This function group is to enable/disable the clock for the ANACTRL module.

#### 7.3.2 Set oscillators

The function `ANACTRL_SetFro192M` sets the on-chip high-speed Free Running Oscillator. The function `ANACTRL_GetDefaultFro192MConfig()` gets the default configuration.

The function `ANACTRL_SetXo32M` sets the 32 MHz Crystal oscillator. The function `ANACTRL_GetDefaultXo32MConfig()` gets the default configuration.

#### 7.3.3 Measure Frequency

This function measures the target frequency according to the reference frequency.

#### 7.3.4 Interrupt

Provides functions to enable/disable/clear ANACTRL interrupts.

#### 7.3.5 Status

Provides functions to get the ANACTRL status.

### Data Structures

- struct `_anactrl_fro192M_config`

- [Configuration for FRO192M. More...](#)
- struct [\\_anactrl\\_xo32M\\_config](#)  
[Configuration for XO32M. More...](#)

## Macros

- #define [FSL\\_ANACTRL\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 3, 1)) /\*!< Version 2.3.1.  
\*/  
*ANACTRL driver version.*

## Typedefs

- typedef struct  
[\\_anactrl\\_fro192M\\_config](#) [anactrl\\_fro192M\\_config\\_t](#)  
*Configuration for FRO192M.*
- typedef struct  
[\\_anactrl\\_xo32M\\_config](#) [anactrl\\_xo32M\\_config\\_t](#)  
*Configuration for XO32M.*

## Enumerations

- enum [\\_anactrl\\_interrupt\\_flags](#) {  
[kANACTRL\\_BodVbatFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_STATUS\_-  
MASK,  
[kANACTRL\\_BodVbatInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_I-  
NT\_STATUS\_MASK,  
[kANACTRL\\_BodVbatPowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODVBAT\_VA-  
L\_MASK,  
[kANACTRL\\_BodCoreFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_STATUS\_-  
MASK,  
[kANACTRL\\_BodCoreInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_I-  
NT\_STATUS\_MASK,  
[kANACTRL\\_BodCorePowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_BODCORE\_VA-  
L\_MASK,  
[kANACTRL\\_DcdcFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_STATUS\_MASK,  
[kANACTRL\\_DcdcInterruptFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_INT\_STA-  
TUS\_MASK,  
[kANACTRL\\_DcdcPowerFlag](#) = ANACTRL\_BOD\_DCDC\_INT\_STATUS\_DCDC\_VAL\_MASK  
}  
*ANACTRL interrupt flags.*
- enum [\\_anactrl\\_interrupt](#) {  
[kANACTRL\\_BodVbatInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_BODVBAT\_IN-  
T\_ENABLE\_MASK,  
[kANACTRL\\_BodCoreInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_BODCORE\_IN-  
T\_ENABLE\_MASK,  
[kANACTRL\\_DcdcInterruptEnable](#) = ANACTRL\_BOD\_DCDC\_INT\_CTRL\_DCDC\_INT\_ENA-  
BLE\_MASK }  
*ANACTRL interrupt enable flags.*

- *ANACTRL interrupt control.*
- enum `_anactrl_flags` {  
`kANACTRL_FlashPowerDownFlag` = `ANACTRL_ANALOG_CTRL_STATUS_FLASH_PWR-DWN_MASK`,  
`kANACTRL_FlashInitErrorFlag` = `ANACTRL_ANALOG_CTRL_STATUS_FLASH_INIT_ER-ROR_MASK` }
- *ANACTRL status flags.*
- enum `_anactrl_osc_flags` {  
`kANACTRL_OutputClkValidFlag` = `ANACTRL_FRO192M_STATUS_CLK_VALID_MASK`,  
`kANACTRL_CCOTresholdVoltageFlag` = `ANACTRL_FRO192M_STATUS_ATB_VCTRL_M-ASK`,  
`kANACTRL_XO32MOutputReadyFlag` = `ANACTRL_XO32M_STATUS_XO_READY_MASK`  
`<< 16U` }
- *ANACTRL FRO192M and XO32M status flags.*

## Initialization and deinitialization

- void `ANACTRL_Init` (`ANACTRL_Type *base`)  
*Initializes the ANACTRL mode, the module's clock will be enabled by invoking this function.*
- void `ANACTRL_Deinit` (`ANACTRL_Type *base`)  
*De-initializes ANACTRL module, the module's clock will be disabled by invoking this function.*

## Set oscillators

- void `ANACTRL_SetFro192M` (`ANACTRL_Type *base`, const `anactrl_fro192M_config_t *config`)  
*Configures the on-chip high-speed Free Running Oscillator(FRO192M), such as enabling/disabling 12 MHz clock output and enable/disable 96MHz clock output.*
- void `ANACTRL_GetDefaultFro192MConfig` (`anactrl_fro192M_config_t *config`)  
*Gets the default configuration of FRO192M.*
- void `ANACTRL_SetXo32M` (`ANACTRL_Type *base`, const `anactrl_xo32M_config_t *config`)  
*Configures the 32 MHz Crystal oscillator(High-speed crystal oscillator), such as enable/disable output to CPU system, and so on.*
- void `ANACTRL_GetDefaultXo32MConfig` (`anactrl_xo32M_config_t *config`)  
*Gets the default configuration of XO32M.*

## Measure Frequency

- uint32\_t `ANACTRL_MeasureFrequency` (`ANACTRL_Type *base`, uint8\_t scale, uint32\_t refClk-Freq)  
*Measures the frequency of the target clock source.*

## Interrupt Interface

- static void `ANACTRL_EnableInterrupts` (`ANACTRL_Type *base`, uint32\_t mask)  
*Enables the ANACTRL interrupts.*
- static void `ANACTRL_DisableInterrupts` (`ANACTRL_Type *base`, uint32\_t mask)  
*Disables the ANACTRL interrupts.*
- static void `ANACTRL_ClearInterrupts` (`ANACTRL_Type *base`, uint32\_t mask)  
*Clears the ANACTRL interrupts.*



## Status Interface

- static uint32\_t [ANACTRL\\_GetStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL status flags.*
- static uint32\_t [ANACTRL\\_GetOscStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL oscillators status flags.*
- static uint32\_t [ANACTRL\\_GetInterruptStatusFlags](#) (ANACTRL\_Type \*base)  
*Gets ANACTRL interrupt status flags.*
- static void [ANACTRL\\_EnableVref1V](#) (ANACTRL\_Type \*base, bool enable)  
*Aux\_Bias Control Interfaces.*

## 7.4 Data Structure Documentation

### 7.4.1 struct \_anactrl\_fro192M\_config

This structure holds the configuration settings for the on-chip high-speed Free Running Oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultFro192MConfig\(\)](#) function and pass a pointer to your config structure instance.

#### Data Fields

- bool [enable12MHzClk](#)  
*Enable 12MHz clock.*
- bool [enable96MHzClk](#)  
*Enable 96MHz clock.*

#### Field Documentation

(1) [bool \\_anactrl\\_fro192M\\_config::enable12MHzClk](#)

(2) [bool \\_anactrl\\_fro192M\\_config::enable96MHzClk](#)

### 7.4.2 struct \_anactrl\_xo32M\_config

This structure holds the configuration settings for the 32 MHz crystal oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultXo32MConfig\(\)](#) function and pass a pointer to your config structure instance.

#### Data Fields

- bool [enableACBufferBypass](#)  
*Enable XO AC buffer bypass in pll and top level.*
- bool [enableSysCLKOutput](#)  
*Enable XO 32 MHz output to CPU system, SCT, and CLKOUT.*

## Field Documentation

(1) `bool _anactrl_xo32M_config::enableACBufferBypass`

## 7.5 Macro Definition Documentation

7.5.1 `#define FSL_ANACTRL_DRIVER_VERSION (MAKE_VERSION(2, 3, 1)) /*!< Version 2.3.1. */`

## 7.6 Typedef Documentation

7.6.1 `typedef struct _anactrl_fro192M_config anactrl_fro192M_config_t`

This structure holds the configuration settings for the on-chip high-speed Free Running Oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultFro192MConfig\(\)](#) function and pass a pointer to your config structure instance.

7.6.2 `typedef struct _anactrl_xo32M_config anactrl_xo32M_config_t`

This structure holds the configuration settings for the 32 MHz crystal oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL\\_GetDefaultXo32MConfig\(\)](#) function and pass a pointer to your config structure instance.

## 7.7 Enumeration Type Documentation

7.7.1 `enum _anactrl_interrupt_flags`

Enumerator

*kANACTRL\_BodVbatFlag* BOD VBAT Interrupt status before Interrupt Enable.  
*kANACTRL\_BodVbatInterruptFlag* BOD VBAT Interrupt status after Interrupt Enable.  
*kANACTRL\_BodVbatPowerFlag* Current value of BOD VBAT power status output.  
*kANACTRL\_BodCoreFlag* BOD CORE Interrupt status before Interrupt Enable.  
*kANACTRL\_BodCoreInterruptFlag* BOD CORE Interrupt status after Interrupt Enable.  
*kANACTRL\_BodCorePowerFlag* Current value of BOD CORE power status output.  
*kANACTRL\_DcdcFlag* DCDC Interrupt status before Interrupt Enable.  
*kANACTRL\_DcdcInterruptFlag* DCDC Interrupt status after Interrupt Enable.  
*kANACTRL\_DcdcPowerFlag* Current value of DCDC power status output.

7.7.2 `enum _anactrl_interrupt`

Enumerator

*kANACTRL\_BodVbatInterruptEnable* BOD VBAT interrupt control.

*kANACTRL\_BodCoreInterruptEnable* BOD CORE interrupt control.

*kANACTRL\_DcdcInterruptEnable* DCDC interrupt control.

### 7.7.3 enum \_anactrl\_flags

Enumerator

*kANACTRL\_FlashPowerDownFlag* Flash power-down status.

*kANACTRL\_FlashInitErrorFlag* Flash initialization error status.

### 7.7.4 enum \_anactrl\_osc\_flags

Enumerator

*kANACTRL\_OutputClkValidFlag* Output clock valid signal.

*kANACTRL\_CCOTresholdVoltageFlag* CCO threshold voltage detector output (signal vcco\_ok).

*kANACTRL\_XO32MOutputReadyFlag* Indicates XO out frequency stability.

## 7.8 Function Documentation

### 7.8.1 void ANACTRL\_Init ( ANACTRL\_Type \* *base* )

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

### 7.8.2 void ANACTRL\_Deinit ( ANACTRL\_Type \* *base* )

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

### 7.8.3 void ANACTRL\_SetFro192M ( ANACTRL\_Type \* *base*, const *anactrl\_fro192M\_config\_t* \* *config* )

## Parameters

|               |                                                                                                          |
|---------------|----------------------------------------------------------------------------------------------------------|
| <i>base</i>   | ANACTRL peripheral base address.                                                                         |
| <i>config</i> | Pointer to FRO192M configuration structure. Refer to <a href="#">anactrl_fro192M_config_t</a> structure. |

#### 7.8.4 void ANACTRL\_GetDefaultFro192MConfig ( anactrl\_fro192M\_config\_t \* *config* )

The default values are:

```
config->enable12MHzClk = true;
config->enable96MHzClk = false;
```

## Parameters

|               |                                                                                                          |
|---------------|----------------------------------------------------------------------------------------------------------|
| <i>config</i> | Pointer to FRO192M configuration structure. Refer to <a href="#">anactrl_fro192M_config_t</a> structure. |
|---------------|----------------------------------------------------------------------------------------------------------|

#### 7.8.5 void ANACTRL\_SetXo32M ( ANACTRL\_Type \* *base*, const anactrl\_xo32M\_config\_t \* *config* )

## Parameters

|               |                                                                                                      |
|---------------|------------------------------------------------------------------------------------------------------|
| <i>base</i>   | ANACTRL peripheral base address.                                                                     |
| <i>config</i> | Pointer to XO32M configuration structure. Refer to <a href="#">anactrl_xo32M_config_t</a> structure. |

#### 7.8.6 void ANACTRL\_GetDefaultXo32MConfig ( anactrl\_xo32M\_config\_t \* *config* )

The default values are:

```
config->enableSysClkOutput = false;
config->enableACBufferBypass = false;
```

## Parameters

|               |                                                                                                      |
|---------------|------------------------------------------------------------------------------------------------------|
| <i>config</i> | Pointer to XO32M configuration structure. Refer to <a href="#">anactrl_xo32M_config_t</a> structure. |
|---------------|------------------------------------------------------------------------------------------------------|

### 7.8.7 `uint32_t ANACTRL_MeasureFrequency ( ANACTRL_Type * base, uint8_t scale, uint32_t refClkFreq )`

This function measures target frequency according to a accurate reference frequency. The formula is:  
 $F_{target} = (CAPVAL * Freference) / ((1 \ll SCALE) - 1)$

## Note

Both target and reference clocks are selectable by programming the target clock select `FREQMEAS_TARGET` register in `INPUTMUX` and reference clock select `FREQMEAS_REF` register in `INPUTMUX`.

## Parameters

|                   |                                                                                                 |
|-------------------|-------------------------------------------------------------------------------------------------|
| <i>base</i>       | ANACTRL peripheral base address.                                                                |
| <i>scale</i>      | Define the power of 2 count that ref counter counts to during measurement, ranges from 2 to 31. |
| <i>refClkFreq</i> | frequency of the reference clock.                                                               |

## Returns

frequency of the target clock.

### 7.8.8 `static void ANACTRL_EnableInterrupts ( ANACTRL_Type * base, uint32_t mask ) [inline], [static]`

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

|             |                                                                |
|-------------|----------------------------------------------------------------|
| <i>mask</i> | The interrupt mask. Refer to "_anactrl_interrupt" enumeration. |
|-------------|----------------------------------------------------------------|

### 7.8.9 static void ANACTRL\_DisableInterrupts ( ANACTRL\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                |
|-------------|----------------------------------------------------------------|
| <i>base</i> | ANACTRL peripheral base address.                               |
| <i>mask</i> | The interrupt mask. Refer to "_anactrl_interrupt" enumeration. |

### 7.8.10 static void ANACTRL\_ClearInterrupts ( ANACTRL\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                |
|-------------|----------------------------------------------------------------|
| <i>base</i> | ANACTRL peripheral base address.                               |
| <i>mask</i> | The interrupt mask. Refer to "_anactrl_interrupt" enumeration. |

### 7.8.11 static uint32\_t ANACTRL\_GetStatusFlags ( ANACTRL\_Type \* *base* ) [inline], [static]

This function gets Analog control status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_flags](#). For example, to check whether the flash is in power down mode:

```
* if (kANACTRL_FlashPowerDownFlag & ANACTRL_ANACTRL_GetStatusFlags(ANACTRL))
* {
* ...
* }
*
```

Parameters

---

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

Returns

ANACTRL status flags which are given in the enumerators in the [\\_anactrl\\_flags](#).

### 7.8.12 `static uint32_t ANACTRL_GetOscStatusFlags ( ANACTRL_Type * base )` `[inline], [static]`

This function gets Anactrl oscillators status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_osc\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_osc\\_flags](#). For example, to check whether the FRO192M clock output is valid:

```
* if (kANACTRL_OutputClkValidFlag & ANACTRL_ANACTRL_GetOscStatusFlags(
* ANACTRL))
* {
* ...
* }
*
```

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

Returns

ANACTRL oscillators status flags which are given in the enumerators in the [\\_anactrl\\_osc\\_flags](#).

### 7.8.13 `static uint32_t ANACTRL_GetInterruptStatusFlags ( ANACTRL_Type * base )` `[inline], [static]`

This function gets Anactrl interrupt status flags. The flags are returned as the logical OR value of the enumerators [\\_anactrl\\_interrupt\\_flags](#). To check for a specific status, compare the return value with enumerators in the [\\_anactrl\\_interrupt\\_flags](#). For example, to check whether the VBAT voltage level is above the threshold:

```
* if (kANACTRL_BodVbatPowerFlag & ANACTRL_ANACTRL_GetInterruptStatusFlags(
* ANACTRL))
* {
* ...
* }
*
```

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | ANACTRL peripheral base address. |
|-------------|----------------------------------|

## Returns

ANACTRL oscillators status flags which are given in the enumerators in the [\\_anactrl\\_osc\\_flags](#).

#### 7.8.14 **static void ANACTRL\_EnableVref1V ( ANACTRL\_Type \* *base*, bool *enable* ) [inline], [static]**

Enables/disables 1V reference voltage buffer.

## Parameters

|               |                                                        |
|---------------|--------------------------------------------------------|
| <i>base</i>   | ANACTRL peripheral base address.                       |
| <i>enable</i> | Used to enable or disable 1V reference voltage buffer. |



## Chapter 8

# CASPER: The Cryptographic Accelerator and Signal Processing Engine with RAM sharing

### 8.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Cryptographic Accelerator and Signal Processing Engine with RAM sharing (CASPER) module of MCUXpresso SDK devices. The CASPER peripheral provides acceleration of asymmetric cryptographic algorithms as well as optionally of certain signal processing algorithms. The cryptographic acceleration is normally used in conjunction with pure-hardware blocks for hashing and symmetric cryptography, thereby providing performance and energy efficiency for a range of cryptographic uses.

Blocking synchronous APIs are provided for selected cryptographic algorithms using CASPER hardware. The driver interface intends to be easily integrated with generic software crypto libraries such as mbedTLS or wolfSSL. The CASPER operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an CASPER operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

### 8.2 CASPER Driver Initialization and deinitialization

CASPER Driver is initialized by calling the [CASPER\\_Init\(\)](#) function, it resets the CASPER module and enables it's clock. CASPER Driver is deinitialized by calling the [CASPER\\_Deinit\(\)](#) function, it disables CASPER module clock.

### 8.3 Comments about API usage in RTOS

CASPER operations provided by this driver are not re-entrant. Thus, application software shall ensure the CASPER module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

### 8.4 Comments about API usage in interrupt handler

All APIs shall not be used from interrupt handler as global variables are used.

### 8.5 CASPER Driver Examples

#### 8.5.1 Simple examples

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/casper/`

## Modules

- [casper\\_driver](#)
- [casper\\_driver\\_pkha](#)

## 8.6 casper\_driver

### 8.6.1 Overview

#### Typedefs

- typedef enum `_casper_operation` `casper_operation_t`  
*CASPER operation.*
- typedef enum `_casper_algo_t` `casper_algo_t`  
*Algorithm used for CASPER operation.*

#### Enumerations

- enum `_casper_operation` { ,  
`kCASPER_OpMul6464Sum`,  
`kCASPER_OpMul6464FullSum`,  
`kCASPER_OpMul6464Reduce`,  
`kCASPER_OpAdd64` = 0x08,  
`kCASPER_OpSub64` = 0x09,  
`kCASPER_OpDouble64` = 0x0A,  
`kCASPER_OpXor64` = 0x0B,  
`kCASPER_OpRSub64` = 0x0C,  
`kCASPER_OpShiftLeft32`,  
`kCASPER_OpShiftRight32` = 0x11,  
`kCASPER_OpCopy` = 0x14,  
`kCASPER_OpRemask` = 0x15,  
`kCASPER_OpFill` = 0x16,  
`kCASPER_OpZero` = 0x17,  
`kCASPER_OpCompare` = 0x18,  
`kCASPER_OpCompareFast` = 0x19 }  
*CASPER operation.*
- enum `_casper_algo_t` {  
`kCASPER_ECC_P256` = 0x01,  
`kCASPER_ECC_P384` = 0x02,  
`kCASPER_ECC_P521` = 0x03 }  
*Algorithm used for CASPER operation.*

#### Functions

- void `CASPER_Init` (`CASPER_Type *base`)  
*Enables clock and disables reset for CASPER peripheral.*
- void `CASPER_Deinit` (`CASPER_Type *base`)  
*Disables clock for CASPER peripheral.*

## Driver version

- #define `FSL_CASPER_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 4)`)  
*CASPER driver version.*

## 8.6.2 Macro Definition Documentation

### 8.6.2.1 #define FSL\_CASPER\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 4))

Version 2.2.4.

Current version: 2.2.4

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Bug fix KPSDK-24531 `double_scalar_multiplication()` result may be all zeroes for some specific input
- Version 2.0.2
  - Bug fix KPSDK-25015 `CASPER_MEMCPY` hard-fault on LPC55xx when both source and destination buffers are outside of `CASPER_RAM`
- Version 2.0.3
  - Bug fix KPSDK-28107 `RSUB`, `FILL` and `ZERO` operations not implemented in enum `_casper_operation`.
- Version 2.0.4
  - For GCC compiler, enforce `O1` optimize level, specifically to remove strict-aliasing option. This driver is very specific and requires `-fno-strict-aliasing`.
- Version 2.0.5
  - Fix sign-compare warning.
- Version 2.0.6
  - Fix IAR Pa082 warning.
- Version 2.0.7
  - Fix MISRA-C 2012 issue.
- Version 2.0.8
  - Add feature macro for `CASPER_RAM_OFFSET`.
- Version 2.0.9
  - Remove unused function `Jac_oncurve()`.
  - Fix ECC384 build.
- Version 2.0.10
  - Fix MISRA-C 2012 issue.
- Version 2.1.0
  - Add ECC NIST P-521 elliptic curve.
- Version 2.2.0
  - Rework driver to support multiple curves at once.

- Version 2.2.1
  - Fix MISRA-C 2012 issue.
- Version 2.2.2
  - Enable hardware interleaving to RAMX0 and RAMX1 for CASPER by feature macro FSL\_FEATURE\_CASPER\_RAM\_HW\_INTERLEAVE
- Version 2.2.3
  - Added macro into CASPER\_Init and CASPER\_Deinit to support devices without clock and reset control.
- Version 2.2.4
  - Fix MISRA-C 2012 issue.

### 8.6.3 Typedef Documentation

#### 8.6.3.1 typedef enum \_casper\_operation casper\_operation\_t

### 8.6.4 Enumeration Type Documentation

#### 8.6.4.1 enum \_casper\_operation

Enumerator

***kCASPER\_OpMul6464Sum*** Walking 1 or more of J loop, doing  $r=a*b$  using  $64 \times 64=128$ .

***kCASPER\_OpMul6464FullSum*** Walking 1 or more of J loop, doing  $c,r=r+a*b$  using  $64 \times 64=128$ , but assume inner j loop.

***kCASPER\_OpMul6464Reduce*** Walking 1 or more of J loop, doing  $c,r=r+a*b$  using  $64 \times 64=128$ , but sum all of w.

***kCASPER\_OpAdd64*** Walking 1 or more of J loop, doing  $c,r[-1]=r+a*b$  using  $64 \times 64=128$ , but skip 1st write.

***kCASPER\_OpSub64*** Walking add with off\_AB, and in/out off\_RES doing  $c,r=r+a+c$  using  $64+64=65$ .

***kCASPER\_OpDouble64*** Walking subtract with off\_AB, and in/out off\_RES doing  $r=r-a$  using  $64-64=64$ , with last borrow implicit if any.

***kCASPER\_OpXor64*** Walking add to self with off\_RES doing  $c,r=r+r+c$  using  $64+64=65$ .

***kCASPER\_OpRSub64*** Walking XOR with off\_AB, and in/out off\_RES doing  $r=r^a$  using  $64^64=64$ .

***kCASPER\_OpShiftLeft32*** Walking subtract with off\_AB, and in/out off\_RES using  $r=a-r$ .

***kCASPER\_OpShiftRight32*** Walking shift left doing  $r1,r=(b*D)|r1$ , where D is  $2^{amt}$  and is loaded by app (off\_CD not used)

***kCASPER\_OpCopy*** Walking shift right doing  $r,r1=(b*D)|r1$ , where D is  $2^{(32-amt)}$  and is loaded by app (off\_CD not used) and off\_RES starts at MSW.

***kCASPER\_OpRemask*** Copy from ABoff to resoff, 64b at a time.

***kCASPER\_OpFill*** Copy and mask from ABoff to resoff, 64b at a time.

***kCASPER\_OpZero*** Fill RESOFF using 64 bits at a time with value in A and B.

***kCASPER\_OpCompare*** Fill RESOFF using 64 bits at a time of 0s.

***kCASPER\_OpCompareFast*** Compare two arrays, running all the way to the end.

#### 8.6.4.2 enum\_casper\_algo\_t

Enumerator

***kCASPER\_ECC\_P256*** ECC\_P256.

***kCASPER\_ECC\_P384*** ECC\_P384.

***kCASPER\_ECC\_P521*** ECC\_P521.

### 8.6.5 Function Documentation

#### 8.6.5.1 void CASPER\_Init ( CASPER\_Type \* *base* )

Enable clock and disable reset for CASPER.

Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | CASPER base address |
|-------------|---------------------|

#### 8.6.5.2 void CASPER\_Deinit ( CASPER\_Type \* *base* )

Disable clock and enable reset.

Parameters

|             |                     |
|-------------|---------------------|
| <i>base</i> | CASPER base address |
|-------------|---------------------|

## 8.7 casper\_driver\_pkha

### 8.7.1 Overview

#### Functions

- void [CASPER\\_ModExp](#) (CASPER\_Type \*base, const uint8\_t \*signature, const uint8\_t \*pubN, size\_t wordLen, uint32\_t pubE, uint8\_t \*plaintext)  
*Performs modular exponentiation -  $(A^E) \bmod N$ .*
- void [CASPER\\_ecc\\_init](#) (casper\_algo\_t curve)  
*Initialize prime modulus mod in Casper memory.*
- void [CASPER\\_ECC\\_SECP256R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X[8], uint32\_t Y[8], uint32\_t scalar[8])  
*Performs ECC secp256r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP256R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X1[8], uint32\_t Y1[8], uint32\_t scalar1[8], uint32\_t X2[8], uint32\_t Y2[8], uint32\_t scalar2[8])  
*Performs ECC secp256r1 point double scalar multiplication.*
- void [CASPER\\_ECC\\_SECP384R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[12], uint32\_t resY[12], uint32\_t X[12], uint32\_t Y[12], uint32\_t scalar[12])  
*Performs ECC secp384r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP384R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[12], uint32\_t resY[12], uint32\_t X1[12], uint32\_t Y1[12], uint32\_t scalar1[12], uint32\_t X2[12], uint32\_t Y2[12], uint32\_t scalar2[12])  
*Performs ECC secp384r1 point double scalar multiplication.*
- void [CASPER\\_ECC\\_SECP521R1\\_Mul](#) (CASPER\_Type \*base, uint32\_t resX[18], uint32\_t resY[18], uint32\_t X[18], uint32\_t Y[18], uint32\_t scalar[18])  
*Performs ECC secp521r1 point single scalar multiplication.*
- void [CASPER\\_ECC\\_SECP521R1\\_MulAdd](#) (CASPER\_Type \*base, uint32\_t resX[18], uint32\_t resY[18], uint32\_t X1[18], uint32\_t Y1[18], uint32\_t scalar1[18], uint32\_t X2[18], uint32\_t Y2[18], uint32\_t scalar2[18])  
*Performs ECC secp521r1 point double scalar multiplication.*

### 8.7.2 Function Documentation

#### 8.7.2.1 void CASPER\_ModExp ( CASPER\_Type \* base, const uint8\_t \* signature, const uint8\_t \* pubN, size\_t wordLen, uint32\_t pubE, uint8\_t \* plaintext )

This function performs modular exponentiation.

Parameters

---

|     |                  |                                                                     |
|-----|------------------|---------------------------------------------------------------------|
|     | <i>base</i>      | CASPER base address                                                 |
|     | <i>signature</i> | first addend (in little endian format)                              |
|     | <i>pubN</i>      | modulus (in little endian format)                                   |
|     | <i>wordLen</i>   | Size of pubN in bytes                                               |
|     | <i>pubE</i>      | exponent                                                            |
| out | <i>plaintext</i> | Output array to store result of operation (in little endian format) |

### 8.7.2.2 void CASPER\_ecc\_init ( casper\_algo\_t curve )

Set the prime modulus mod in Casper memory and set N\_wordlen according to selected algorithm.

Parameters

|              |                          |
|--------------|--------------------------|
| <i>curve</i> | elliptic curve algorithm |
|--------------|--------------------------|

### 8.7.2.3 void CASPER\_ECC\_SECP256R1\_Mul ( CASPER\_Type \* base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X[8], uint32\_t Y[8], uint32\_t scalar[8] )

This function performs ECC secp256r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

|     |               |                                                           |
|-----|---------------|-----------------------------------------------------------|
|     | <i>base</i>   | CASPER base address                                       |
| out | <i>resX</i>   | Output X affine coordinate in normal form, little endian. |
| out | <i>resY</i>   | Output Y affine coordinate in normal form, little endian. |
|     | <i>X</i>      | Input X affine coordinate in normal form, little endian.  |
|     | <i>Y</i>      | Input Y affine coordinate in normal form, little endian.  |
|     | <i>scalar</i> | Input scalar integer, in normal form, little endian.      |

### 8.7.2.4 void CASPER\_ECC\_SECP256R1\_MulAdd ( CASPER\_Type \* base, uint32\_t resX[8], uint32\_t resY[8], uint32\_t X1[8], uint32\_t Y1[8], uint32\_t scalar1[8], uint32\_t X2[8], uint32\_t Y2[8], uint32\_t scalar2[8] )

This function performs ECC secp256r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All



arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

|     |                |                             |
|-----|----------------|-----------------------------|
|     | <i>base</i>    | CASPER base address         |
| out | <i>resX</i>    | Output X affine coordinate. |
| out | <i>resY</i>    | Output Y affine coordinate. |
|     | <i>X1</i>      | Input X1 affine coordinate. |
|     | <i>Y1</i>      | Input Y1 affine coordinate. |
|     | <i>scalar1</i> | Input scalar1 integer.      |
|     | <i>X2</i>      | Input X2 affine coordinate. |
|     | <i>Y2</i>      | Input Y2 affine coordinate. |
|     | <i>scalar2</i> | Input scalar2 integer.      |

### 8.7.2.5 void CASPER\_ECC\_SECP384R1\_Mul ( CASPER\_Type \* *base*, uint32\_t *resX*[12], uint32\_t *resY*[12], uint32\_t *X*[12], uint32\_t *Y*[12], uint32\_t *scalar*[12] )

This function performs ECC secp384r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$  Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

|     |               |                                                           |
|-----|---------------|-----------------------------------------------------------|
|     | <i>base</i>   | CASPER base address                                       |
| out | <i>resX</i>   | Output X affine coordinate in normal form, little endian. |
| out | <i>resY</i>   | Output Y affine coordinate in normal form, little endian. |
|     | <i>X</i>      | Input X affine coordinate in normal form, little endian.  |
|     | <i>Y</i>      | Input Y affine coordinate in normal form, little endian.  |
|     | <i>scalar</i> | Input scalar integer, in normal form, little endian.      |

### 8.7.2.6 void CASPER\_ECC\_SECP384R1\_MulAdd ( CASPER\_Type \* *base*, uint32\_t *resX*[12], uint32\_t *resY*[12], uint32\_t *X1*[12], uint32\_t *Y1*[12], uint32\_t *scalar1*[12], uint32\_t *X2*[12], uint32\_t *Y2*[12], uint32\_t *scalar2*[12] )

This function performs ECC secp384r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$  Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

|     |                |                             |
|-----|----------------|-----------------------------|
|     | <i>base</i>    | CASPER base address         |
| out | <i>resX</i>    | Output X affine coordinate. |
| out | <i>resY</i>    | Output Y affine coordinate. |
|     | <i>X1</i>      | Input X1 affine coordinate. |
|     | <i>Y1</i>      | Input Y1 affine coordinate. |
|     | <i>scalar1</i> | Input scalar1 integer.      |
|     | <i>X2</i>      | Input X2 affine coordinate. |
|     | <i>Y2</i>      | Input Y2 affine coordinate. |
|     | <i>scalar2</i> | Input scalar2 integer.      |

### 8.7.2.7 void CASPER\_ECC\_SECP521R1\_Mul ( CASPER\_Type \* *base*, uint32\_t *resX*[18], uint32\_t *resY*[18], uint32\_t *X*[18], uint32\_t *Y*[18], uint32\_t *scalar*[18] )

This function performs ECC secp521r1 point single scalar multiplication  $[resX; resY] = scalar * [X; Y]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

|     |               |                                                           |
|-----|---------------|-----------------------------------------------------------|
|     | <i>base</i>   | CASPER base address                                       |
| out | <i>resX</i>   | Output X affine coordinate in normal form, little endian. |
| out | <i>resY</i>   | Output Y affine coordinate in normal form, little endian. |
|     | <i>X</i>      | Input X affine coordinate in normal form, little endian.  |
|     | <i>Y</i>      | Input Y affine coordinate in normal form, little endian.  |
|     | <i>scalar</i> | Input scalar integer, in normal form, little endian.      |

### 8.7.2.8 void CASPER\_ECC\_SECP521R1\_MulAdd ( CASPER\_Type \* *base*, uint32\_t *resX*[18], uint32\_t *resY*[18], uint32\_t *X1*[18], uint32\_t *Y1*[18], uint32\_t *scalar1*[18], uint32\_t *X2*[18], uint32\_t *Y2*[18], uint32\_t *scalar2*[18] )

This function performs ECC secp521r1 point double scalar multiplication  $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$ . Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32\_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

## Parameters

|     |                |                             |
|-----|----------------|-----------------------------|
|     | <i>base</i>    | CASPER base address         |
| out | <i>resX</i>    | Output X affine coordinate. |
| out | <i>resY</i>    | Output Y affine coordinate. |
|     | <i>X1</i>      | Input X1 affine coordinate. |
|     | <i>Y1</i>      | Input Y1 affine coordinate. |
|     | <i>scalar1</i> | Input scalar1 integer.      |
|     | <i>X2</i>      | Input X2 affine coordinate. |
|     | <i>Y2</i>      | Input Y2 affine coordinate. |
|     | <i>scalar2</i> | Input scalar2 integer.      |

# Chapter 9

## CMP: Analog Comparator Driver

### 9.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Analog Comparator (CMP) module of MCU-Xpresso SDK devices.

### 9.2 Function groups

The driver provides a set of functions to set two input sources of the on-chip comparator and compare the voltage of them.

#### 9.2.1 Initialization and deinitialization

The function [CMP\\_Init\(\)](#) initializes the CMP with specified configurations. The function [CMP\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [CMP\\_Deinit\(\)](#) disables the module clock.

#### 9.2.2 Compare

The function [CMP\\_SetInputChannels\(\)](#) configures the P-side and N-side input sources.

The function [CMP\\_SetVREF\(\)](#) sets the reference voltage which can be dedicated to input 0 of both P and N sides.

The function [CMP\\_GetOutput\(\)](#) gets the compare result of the two sides.

#### 9.2.3 Interrupt

Provides functions to enable/disable/clear CMP interrupts.

The function [CMP\\_EnableFilteredInterruptSource\(\)](#) allows users to select which analog comparator output (filtered or un-filtered) is used for interrupt detection.

#### 9.2.4 Status

Provides functions to get the CMP status.

## 9.3 Typical use case

### 9.3.1 Polling Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp_1`

### 9.3.2 Interrupt Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp_1`

## Data Structures

- struct `_cmp_config`  
*CMP configuration structure. [More...](#)*

## Typedefs

- typedef enum `_cmp_vref_source cmp_vref_source_t`  
*CMP Voltage Reference source.*
- typedef enum `_cmp_filtercgf_samplemode cmp_filtercgf_samplemode_t`  
*CMP Filter sample mode.*
- typedef enum `_cmp_filtercgf_clkdiv cmp_filtercgf_clkdiv_t`  
*CMP Filter clock divider.*
- typedef struct `_cmp_config cmp_config_t`  
*CMP configuration structure.*

## Enumerations

- enum `_cmp_input_mux` {  
`kCMP_InputVREF = 0U,`  
`kCMP_Input1 = 1U,`  
`kCMP_Input2 = 2U,`  
`kCMP_Input3 = 3U,`  
`kCMP_Input4 = 4U,`  
`kCMP_Input5 = 5U }`  
*CMP input mux for positive and negative sides.*
- enum `_cmp_interrupt_type` {  
`kCMP_EdgeDisable = 0U,`  
`kCMP_EdgeRising = 2U,`  
`kCMP_EdgeFalling = 4U,`  
`kCMP_EdgeRisingFalling = 6U,`  
`kCMP_LevelDisable = 1U,`  
`kCMP_LevelHigh = 3U,`  
`kCMP_LevelLow = 5U }`

- *CMP interrupt type.*  
enum `_cmp_vref_source` {  
    `KCMP_VREFSourceVDDA` = 1U,  
    `KCMP_VREFSourceInternalVREF` = 0U }
- *CMP Voltage Reference source.*  
enum `_cmp_filtercgf_samplemode` {  
    `kCMP_FilterSampleMode0` = 0U,  
    `kCMP_FilterSampleMode1` = 1U,  
    `kCMP_FilterSampleMode2` = 2U,  
    `kCMP_FilterSampleMode3` = 3U }
- *CMP Filter sample mode.*  
enum `_cmp_filtercgf_clkdiv` {  
    `kCMP_FilterClockDivide1` = 0U,  
    `kCMP_FilterClockDivide2` = 1U,  
    `kCMP_FilterClockDivide4` = 2U,  
    `kCMP_FilterClockDivide8` = 3U,  
    `kCMP_FilterClockDivide16` = 4U,  
    `kCMP_FilterClockDivide32` = 5U,  
    `kCMP_FilterClockDivide64` = 6U }
- *CMP Filter clock divider.*

## Driver version

- #define `FSL_CMP_DRIVER_VERSION` (`MAKE_VERSION(2U, 2U, 1U)`)  
*Driver version 2.2.1.*

## Initialization and deinitialization

- void `CMP_Init` (const `cmp_config_t` \*config)  
*CMP initialization.*
- void `CMP_Deinit` (void)  
*CMP deinitialization.*
- void `CMP_GetDefaultConfig` (`cmp_config_t` \*config)  
*Initializes the CMP user configuration structure.*

## Compare Interface

- static void `CMP_SetInputChannels` (uint8\_t positiveChannel, uint8\_t negativeChannel)
- void `CMP_SetVREF` (const `cmp_vref_config_t` \*config)  
*Configures the VREFINPUT.*
- static bool `CMP_GetOutput` (void)  
*Get CMP compare output.*

## Interrupt Interface

- static void `CMP_EnableInterrupt` (uint32\_t type)  
*CMP enable interrupt.*
- static void `CMP_DisableInterrupt` (void)  
*CMP disable interrupt.*

- static void `CMP_ClearInterrupt` (void)  
*CMP clear interrupt.*
- static void `CMP_EnableFilteredInterruptSource` (bool enable)  
*Select which Analog comparator output (filtered or un-filtered) is used for interrupt detection.*

## Status Interface

- static bool `CMP_GetPreviousInterruptStatus` (void)  
*Get CMP interrupt status before interrupt enable.*
- static bool `CMP_GetInterruptStatus` (void)  
*Get CMP interrupt status after interrupt enable.*

## Filter Interface

- static void `CMP_FilterSampleConfig` (`cmp_filtercgf_samplemode_t` filterSampleMode, `cmp_filtercgf_clkdiv_t` filterClockDivider)  
*CMP Filter Sample Config.*

## 9.4 Data Structure Documentation

### 9.4.1 struct `_cmp_config`

#### Data Fields

- bool `enableHysteresis`  
*Enable hysteresis.*
- bool `enableLowPower`  
*Enable low power mode.*

#### Field Documentation

(1) `bool _cmp_config::enableHysteresis`

(2) `bool _cmp_config::enableLowPower`

## 9.5 Macro Definition Documentation

9.5.1 `#define FSL_CMP_DRIVER_VERSION (MAKE_VERSION(2U, 2U, 1U))`



## 9.6 Typedef Documentation

9.6.1 typedef enum `_cmp_vref_source` `cmp_vref_source_t`

9.6.2 typedef enum `_cmp_filtercgf_samplemode` `cmp_filtercgf_samplemode_t`

9.6.3 typedef enum `_cmp_filtercgf_clkdiv` `cmp_filtercgf_clkdiv_t`

9.6.4 typedef struct `_cmp_config` `cmp_config_t`

## 9.7 Enumeration Type Documentation

9.7.1 enum `_cmp_input_mux`

Enumerator

*kCMP\_InputVREF* Cmp input from VREF.

*kCMP\_Input1* Cmp input source 1.

*kCMP\_Input2* Cmp input source 2.

*kCMP\_Input3* Cmp input source 3.

*kCMP\_Input4* Cmp input source 4.

*kCMP\_Input5* Cmp input source 5.

9.7.2 enum `_cmp_interrupt_type`

Enumerator

*kCMP\_EdgeDisable* Disable edge interrupt.

*kCMP\_EdgeRising* Interrupt on falling edge.

*kCMP\_EdgeFalling* Interrupt on rising edge.

*kCMP\_EdgeRisingFalling* Interrupt on both rising and falling edges.

*kCMP\_LevelDisable* Disable level interrupt.

*kCMP\_LevelHigh* Interrupt on high level.

*kCMP\_LevelLow* Interrupt on low level.

9.7.3 enum `_cmp_vref_source`

Enumerator

*KCMP\_VREFSourceVDDA* Select VDDA as VREF.

*KCMP\_VREFSourceInternalVREF* Select internal VREF as VREF.

### 9.7.4 enum \_cmp\_filtercgf\_samplemode

Enumerator

- kCMP\_FilterSampleMode0* Bypass mode. Filtering is disabled.
- kCMP\_FilterSampleMode1* Filter 1 clock period.
- kCMP\_FilterSampleMode2* Filter 2 clock period.
- kCMP\_FilterSampleMode3* Filter 3 clock period.

### 9.7.5 enum \_cmp\_filtercgf\_clkdiv

Enumerator

- kCMP\_FilterClockDivide1* Filter clock period duration equals 1 analog comparator clock period.
- kCMP\_FilterClockDivide2* Filter clock period duration equals 2 analog comparator clock period.
- kCMP\_FilterClockDivide4* Filter clock period duration equals 4 analog comparator clock period.
- kCMP\_FilterClockDivide8* Filter clock period duration equals 8 analog comparator clock period.
- kCMP\_FilterClockDivide16* Filter clock period duration equals 16 analog comparator clock period.
- kCMP\_FilterClockDivide32* Filter clock period duration equals 32 analog comparator clock period.
- kCMP\_FilterClockDivide64* Filter clock period duration equals 64 analog comparator clock period.

## 9.8 Function Documentation

### 9.8.1 void CMP\_Init ( const cmp\_config\_t \* config )

This function enables the CMP module and do necessary settings.

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

### 9.8.2 void CMP\_Deinit ( void )

This function gates the clock for CMP module.

### 9.8.3 void CMP\_GetDefaultConfig ( cmp\_config\_t \* config )

This function initializes the user configuration structure to these default values.

```

* config->enableHysteresis = true;
* config->enableLowPower = true;
* config->filterClockDivider = kCMP_FilterClockDivide1;
* config->filterSampleMode = kCMP_FilterSampleMode0;
*

```

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

### 9.8.4 void CMP\_SetVREF ( const cmp\_vref\_config\_t \* *config* )

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

### 9.8.5 static bool CMP\_GetOutput ( void ) [inline], [static]

## Returns

The output result. true: voltage on positive side is greater than negative side. false: voltage on positive side is lower than negative side.

### 9.8.6 static void CMP\_EnableInterrupt ( uint32\_t *type* ) [inline], [static]

## Parameters

|             |                                                |
|-------------|------------------------------------------------|
| <i>type</i> | CMP interrupt type. See "_cmp_interrupt_type". |
|-------------|------------------------------------------------|

### 9.8.7 static void CMP\_EnableFilteredInterruptSource ( bool *enable* ) [inline], [static]

## Parameters

---

|               |                                                                                                                                                                            |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>enable</i> | false: Select Analog Comparator raw output (unfiltered) as input for interrupt detection. true: Select Analog Comparator filtered output as input for interrupt detection. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

Note

: When CMP is configured as the wakeup source in power down mode, this function must use the raw output as the interrupt source, that is, call this function and set parameter enable to false.

**9.8.8 static bool CMP\_GetPreviousInterruptStatus ( void ) [inline], [static]**

Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

**9.8.9 static bool CMP\_GetInterruptStatus ( void ) [inline], [static]**

Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

**9.8.10 static void CMP\_FilterSampleConfig ( cmp\_filtercfg\_samplemode\_t filterSampleMode, cmp\_filtercfg\_clkdiv\_t filterClockDivider ) [inline], [static]**

This function allows the users to configure the sampling mode and clock divider of the CMP Filter.

Parameters

|                            |                               |
|----------------------------|-------------------------------|
| <i>filterSample-Mode</i>   | CMP Select filter sample mode |
| <i>filterClock-Divider</i> | CMP Set fileter clock divider |

# Chapter 10

## Common Driver

### 10.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

#### Macros

- #define `FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ` 1  
*Macro to use the default weak IRQ handler in drivers.*
- #define `MAKE_STATUS`(group, code) (((group)\*100L) + (code))  
*Construct a status code value from a group and code number.*
- #define `MAKE_VERSION`(major, minor, bugfix) (((major)\*65536L) + ((minor)\*256L) + (bugfix))  
*Construct the version number for drivers.*
- #define `ARRAY_SIZE`(x) (sizeof(x) / sizeof((x)[0]))  
*Computes the number of elements in an array.*
- #define `SUPPRESS_FALL_THROUGH_WARNING`()  
*For switch case code block, if case section ends without "break;" statement, there will be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc.*

#### Typedefs

- typedef int32\_t `status_t`  
*Type used for all status and error return values.*

## Enumerations

- enum `_status_groups` {
  - `kStatusGroup_Generic` = 0,
  - `kStatusGroup_FLASH` = 1,
  - `kStatusGroup_LPSPI` = 4,
  - `kStatusGroup_FLEXIO_SPI` = 5,
  - `kStatusGroup_DSPI` = 6,
  - `kStatusGroup_FLEXIO_UART` = 7,
  - `kStatusGroup_FLEXIO_I2C` = 8,
  - `kStatusGroup_LPI2C` = 9,
  - `kStatusGroup_UART` = 10,
  - `kStatusGroup_I2C` = 11,
  - `kStatusGroup_LPSCI` = 12,
  - `kStatusGroup_LPUART` = 13,
  - `kStatusGroup_SPI` = 14,
  - `kStatusGroup_XRDC` = 15,
  - `kStatusGroup_SEMA42` = 16,
  - `kStatusGroup_SDHC` = 17,
  - `kStatusGroup_SDMMC` = 18,
  - `kStatusGroup_SAI` = 19,
  - `kStatusGroup_MCG` = 20,
  - `kStatusGroup_SCG` = 21,
  - `kStatusGroup_SDSPI` = 22,
  - `kStatusGroup_FLEXIO_I2S` = 23,
  - `kStatusGroup_FLEXIO_MCULCD` = 24,
  - `kStatusGroup_FLASHIAP` = 25,
  - `kStatusGroup_FLEXCOMM_I2C` = 26,
  - `kStatusGroup_I2S` = 27,
  - `kStatusGroup_IUART` = 28,
  - `kStatusGroup_CSI` = 29,
  - `kStatusGroup_MIPI_DSI` = 30,
  - `kStatusGroup_SDRAMC` = 35,
  - `kStatusGroup_POWER` = 39,
  - `kStatusGroup_ENET` = 40,
  - `kStatusGroup_PHY` = 41,
  - `kStatusGroup_TRGMUX` = 42,
  - `kStatusGroup_SMARTCARD` = 43,
  - `kStatusGroup_LMEM` = 44,
  - `kStatusGroup_QSPI` = 45,
  - `kStatusGroup_DMA` = 50,
  - `kStatusGroup_EDMA` = 51,
  - `kStatusGroup_DMAMGR` = 52,
  - `kStatusGroup_FLEXCAN` = 53,
  - `kStatusGroup_LTC` = 54,
  - `kStatusGroup_FLEXIO_CAMERA` = 55,
  - `kStatusGroup_LPC_SPI` = 56,
  - `kStatusGroup_LPC_USMCI` = 57,
  - `kStatusGroup_DMIC` = 58,
  - `kStatusGroup_SDIF` = 59,

```
kStatusGroup_ELE = 167 }
```

*Status group numbers.*

- enum {
  - kStatus\_Success = MAKE\_STATUS(kStatusGroup\_Generic, 0),
  - kStatus\_Fail = MAKE\_STATUS(kStatusGroup\_Generic, 1),
  - kStatus\_ReadOnly = MAKE\_STATUS(kStatusGroup\_Generic, 2),
  - kStatus\_OutOfRange = MAKE\_STATUS(kStatusGroup\_Generic, 3),
  - kStatus\_InvalidArgument = MAKE\_STATUS(kStatusGroup\_Generic, 4),
  - kStatus\_Timeout = MAKE\_STATUS(kStatusGroup\_Generic, 5),
  - kStatus\_NoTransferInProgress,
  - kStatus\_Busy = MAKE\_STATUS(kStatusGroup\_Generic, 7),
  - kStatus\_NoData }

*Generic status return codes.*

## Functions

- void \* [SDK\\_Malloc](#) (size\_t size, size\_t alignbytes)
  - Allocate memory with given alignment and aligned size.*
- void [SDK\\_Free](#) (void \*ptr)
  - Free memory.*
- void [SDK\\_DelayAtLeastUs](#) (uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)
  - Delay at least for some time.*
- static [status\\_t EnableIRQ](#) (IRQn\_Type interrupt)
  - Enable specific interrupt.*
- static [status\\_t DisableIRQ](#) (IRQn\_Type interrupt)
  - Disable specific interrupt.*
- static [status\\_t EnableIRQWithPriority](#) (IRQn\_Type interrupt, uint8\_t priNum)
  - Enable the IRQ, and also set the interrupt priority.*
- static [status\\_t IRQ\\_SetPriority](#) (IRQn\_Type interrupt, uint8\_t priNum)
  - Set the IRQ priority.*
- static [status\\_t IRQ\\_ClearPendingIRQ](#) (IRQn\_Type interrupt)
  - Clear the pending IRQ flag.*
- static uint32\_t [DisableGlobalIRQ](#) (void)
  - Disable the global IRQ.*
- static void [EnableGlobalIRQ](#) (uint32\_t primask)
  - Enable the global IRQ.*

## Driver version

- #define [FSL\\_COMMON\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 4, 0))
  - common driver version.*

## Debug console type definition.

- #define [DEBUG\\_CONSOLE\\_DEVICE\\_TYPE\\_NONE](#) 0U
  - No debug console.*
- #define [DEBUG\\_CONSOLE\\_DEVICE\\_TYPE\\_UART](#) 1U
  - Debug console based on UART.*
- #define [DEBUG\\_CONSOLE\\_DEVICE\\_TYPE\\_LPUART](#) 2U

- *Debug console based on LPUART.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_LPSCI` 3U
- *Debug console based on LPSCI.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_USBCDC` 4U
- *Debug console based on USBCDC.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM` 5U
- *Debug console based on FLEXCOMM.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_IUART` 6U
- *Debug console based on i.MX UART.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_VUSART` 7U
- *Debug console based on LPC\_VUSART.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART` 8U
- *Debug console based on LPC\_USART.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_SWO` 9U
- *Debug console based on SWO.*  
• #define `DEBUG_CONSOLE_DEVICE_TYPE_QSCI` 10U
- *Debug console based on QSCI.*

## Min/max macros

- #define `MIN(a, b)` (((a) < (b)) ? (a) : (b))  
*Computes the minimum of a and b.*
- #define `MAX(a, b)` (((a) > (b)) ? (a) : (b))  
*Computes the maximum of a and b.*

## UINT16\_MAX/UINT32\_MAX value

- #define `UINT16_MAX` ((uint16\_t)-1)  
*Max value of uint16\_t type.*
- #define `UINT32_MAX` ((uint32\_t)-1)  
*Max value of uint32\_t type.*

## Atomic modification

These macros are used for atomic access, such as read-modify-write to the peripheral registers.

Take `SDK_ATOMIC_LOCAL_CLEAR_AND_SET` as an example: the parameter `addr` means the address of the peripheral register or variable you want to modify atomically, the parameter `clearBits` is the bits to clear, the parameter `setBits` it the bits to set. For example, to set a 32-bit register bit1:bit0 to 0b10, use like this:

```
volatile uint32_t * reg = (volatile uint32_t *)REG_ADDR;
SDK_ATOMIC_LOCAL_CLEAR_AND_SET(reg, 0x03, 0x02);
```

In this example, the register bit1:bit0 are cleared and bit1 is set, as a result, register bit1:bit0 = 0b10.



## Note

For the platforms don't support exclusive load and store, these macros disable the global interrupt to protect the modification.

These macros only guarantee the local processor atomic operations. For the multi-processor devices, use hardware semaphore such as SEMA42 to guarantee exclusive access if necessary.

- #define `SDK_ATOMIC_LOCAL_ADD(addr, val)`  
*Add value val from the variable at address address.*
- #define `SDK_ATOMIC_LOCAL_SUB(addr, val)`  
*Subtract value val to the variable at address address.*
- #define `SDK_ATOMIC_LOCAL_SET(addr, bits)`  
*Set the bits specified by bits to the variable at address address.*
- #define `SDK_ATOMIC_LOCAL_CLEAR(addr, bits)`  
*Clear the bits specified by bits to the variable at address address.*
- #define `SDK_ATOMIC_LOCAL_TOGGLE(addr, bits)`  
*Toggle the bits specified by bits to the variable at address address.*
- #define `SDK_ATOMIC_LOCAL_CLEAR_AND_SET(addr, clearBits, setBits)`  
*For the variable at address address, clear the bits specified by clearBits and set the bits specified by setBits.*

## Timer utilities

- #define `USEC_TO_COUNT(us, clockFreqInHz)` `(uint64_t)(((uint64_t)us) * (clockFreqInHz)) / 1000000U)`  
*Macro to convert a microsecond period to raw count value.*
- #define `COUNT_TO_USEC(count, clockFreqInHz)` `(uint64_t)((uint64_t)(count)*1000000U / (clockFreqInHz))`  
*Macro to convert a raw count value to microsecond.*
- #define `MSEC_TO_COUNT(ms, clockFreqInHz)` `(uint64_t)((uint64_t)(ms) * (clockFreqInHz) / 1000U)`  
*Macro to convert a millisecond period to raw count value.*
- #define `COUNT_TO_MSEC(count, clockFreqInHz)` `(uint64_t)((uint64_t)(count)*1000U / (clockFreqInHz))`  
*Macro to convert a raw count value to millisecond.*

## Alignment variable definition macros

- #define `SDK_ALIGN(var, alignbytes)` `var __attribute__((aligned(alignbytes)))`  
*Macro to define a variable with alignbytes alignment.*
- #define `SDK_SIZEALIGN(var, alignbytes)` `((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(~(unsigned int)((alignbytes)-1U)))`  
*Macro to define a variable with L1 d-cache line size alignment.*

## Non-cacheable region definition macros

For initialized non-zero non-cacheable variables, please use "AT\_NONCACHEABLE\_SECTION\_INIT(var)={xx};" or "AT\_NONCACHEABLE\_SECTION\_ALIGN\_INIT(var)={xx};" in your projects to define them.

For zero-initiated non-cacheable variables, please use "AT\_NONCACHEABLE\_SECTION(var);" or "AT\_NONCACHEABLE\_SECTION\_ALIGN(var);" to define them, these zero-initiated variables will be initialized to zero in system startup.

#### Note

For GCC, when the non-cacheable section is required, please define "\_\_STARTUP\_INITIALIZE\_NONCACHEDATA" in your projects to make sure the non-cacheable section variables will be initialized in system startup.

- #define `AT_NONCACHEABLE_SECTION`(var) var  
*Define a variable var, and place it in non-cacheable section.*
- #define `AT_NONCACHEABLE_SECTION_ALIGN`(var, alignbytes) `SDK_ALIGN`(var, alignbytes)  
*Define a variable var, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes.*
- #define `AT_NONCACHEABLE_SECTION_INIT`(var) var  
*Define a variable var with initial value, and place it in non-cacheable section.*
- #define `AT_NONCACHEABLE_SECTION_ALIGN_INIT`(var, alignbytes) `SDK_ALIGN`(var, alignbytes)  
*Define a variable var with initial value, and place it in non-cacheable section, the start address of the variable is aligned to alignbytes.*

### Time sensitive region

- #define `AT_QUICKACCESS_SECTION_CODE`(func) `__attribute__((section("CodeQuickAccess"), __noinline__))` func  
*Place function in a section which can be accessed quickly by core.*
- #define `AT_QUICKACCESS_SECTION_DATA`(var) `__attribute__((section("DataQuickAccess")))` var  
*Place data in a section which can be accessed quickly by core.*
- #define `AT_QUICKACCESS_SECTION_DATA_ALIGN`(var, alignbytes) `__attribute__((section("DataQuickAccess")))` var `__attribute__((aligned(alignbytes)))`  
*Place data in a section which can be accessed quickly by core, and the variable address is set to align with alignbytes.*

### Ram Function

- #define `RAMFUNCTION_SECTION_CODE`(func) `__attribute__((section("RamFunction")))` func  
*Place function in ram.*

## 10.2 Macro Definition Documentation

10.2.1 **#define FSL\_DRIVER\_TRANSFER\_DOUBLE\_WEAK\_IRQ 1**

10.2.2 **#define MAKE\_STATUS( *group*, *code* ) (((group)\*100L) + (code))**

10.2.3 **#define MAKE\_VERSION( *major*, *minor*, *bugfix* ) (((major)\*65536L) + ((minor)\*256L) + (bugfix))**

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

|        |               |               |         |   |
|--------|---------------|---------------|---------|---|
| Unused | Major Version | Minor Version | Bug Fix |   |
| 31     | 25 24         | 17 16         | 9 8     | 0 |

10.2.4 **#define FSL\_COMMON\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))**

10.2.5 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE 0U**

10.2.6 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART 1U**

10.2.7 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART 2U**

10.2.8 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI 3U**

10.2.9 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC 4U**

10.2.10 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM 5U**

10.2.11 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART 6U**

10.2.12 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART 7U**

10.2.13 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART 8U**

10.2.14 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO 9U**

10.2.15 **#define DEBUG\_CONSOLE\_DEVICE\_TYPE\_QSCI 10U**

10.2.16 **#define MIN( a, b ) (((a) < (b)) ? (a) : (b))**

10.2.17 **#define MAX( a, b ) (((a) > (b)) ? (a) : (b))**

10.2.18 **#define ARRAY\_SIZE( x ) (sizeof(x) / sizeof((x)[0]))**

10.2.19 **#define UINT16\_MAX ((uint16\_t)-1)**

10.2.20 **#define UINT32\_MAX ((uint32\_t)-1)**

10.2.21 **#define SUPPRESS\_FALL\_THROUGH\_WARNING( )**

To suppress this warning, "SUPPRESS\_FALL\_THROUGH\_WARNING();" need to be added at the end of each case section which misses "break;" statement.

### 10.2.22 #define SDK\_SIZEALIGN( var, alignbytes ) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(~(unsigned int)((alignbytes)-1U)))

Macro to define a variable with L2 cache line size alignment

Macro to change a value to a given size aligned value

## 10.3 Typedef Documentation

### 10.3.1 typedef int32\_t status\_t

## 10.4 Enumeration Type Documentation

### 10.4.1 enum \_status\_groups

Enumerator

*kStatusGroup\_Generic* Group number for generic status codes.  
*kStatusGroup\_FLASH* Group number for FLASH status codes.  
*kStatusGroup\_LPSPI* Group number for LPSPI status codes.  
*kStatusGroup\_FLEXIO\_SPI* Group number for FLEXIO SPI status codes.  
*kStatusGroup\_DSPI* Group number for DSPI status codes.  
*kStatusGroup\_FLEXIO\_UART* Group number for FLEXIO UART status codes.  
*kStatusGroup\_FLEXIO\_I2C* Group number for FLEXIO I2C status codes.  
*kStatusGroup\_LPI2C* Group number for LPI2C status codes.  
*kStatusGroup\_UART* Group number for UART status codes.  
*kStatusGroup\_I2C* Group number for I2C status codes.  
*kStatusGroup\_LPSCI* Group number for LPSCI status codes.  
*kStatusGroup\_LPUART* Group number for LPUART status codes.  
*kStatusGroup\_SPI* Group number for SPI status code.  
*kStatusGroup\_XRDC* Group number for XRDC status code.  
*kStatusGroup\_SEMA42* Group number for SEMA42 status code.  
*kStatusGroup\_SDHC* Group number for SDHC status code.  
*kStatusGroup\_SDMMC* Group number for SDMMC status code.  
*kStatusGroup\_SAI* Group number for SAI status code.  
*kStatusGroup\_MCG* Group number for MCG status codes.  
*kStatusGroup\_SCG* Group number for SCG status codes.  
*kStatusGroup\_SDSPI* Group number for SDSPI status codes.  
*kStatusGroup\_FLEXIO\_I2S* Group number for FLEXIO I2S status codes.  
*kStatusGroup\_FLEXIO\_MCULCD* Group number for FLEXIO LCD status codes.  
*kStatusGroup\_FLASHIAP* Group number for FLASHIAP status codes.  
*kStatusGroup\_FLEXCOMM\_I2C* Group number for FLEXCOMM I2C status codes.  
*kStatusGroup\_I2S* Group number for I2S status codes.  
*kStatusGroup\_IUART* Group number for IUART status codes.  
*kStatusGroup\_CSI* Group number for CSI status codes.  
*kStatusGroup\_MIPI\_DSI* Group number for MIPI DSI status codes.

*kStatusGroup\_SDRAMC* Group number for SDRAMC status codes.  
*kStatusGroup\_POWER* Group number for POWER status codes.  
*kStatusGroup\_ENET* Group number for ENET status codes.  
*kStatusGroup\_PHY* Group number for PHY status codes.  
*kStatusGroup\_TRGMUX* Group number for TRGMUX status codes.  
*kStatusGroup\_SMARTCARD* Group number for SMARTCARD status codes.  
*kStatusGroup\_LMEM* Group number for LMEM status codes.  
*kStatusGroup\_QSPI* Group number for QSPI status codes.  
*kStatusGroup\_DMA* Group number for DMA status codes.  
*kStatusGroup\_EDMA* Group number for EDMA status codes.  
*kStatusGroup\_DMAMGR* Group number for DMAMGR status codes.  
*kStatusGroup\_FLEXCAN* Group number for FlexCAN status codes.  
*kStatusGroup\_LTC* Group number for LTC status codes.  
*kStatusGroup\_FLEXIO\_CAMERA* Group number for FLEXIO CAMERA status codes.  
*kStatusGroup\_LPC\_SPI* Group number for LPC\_SPI status codes.  
*kStatusGroup\_LPC\_USART* Group number for LPC\_USART status codes.  
*kStatusGroup\_DMIC* Group number for DMIC status codes.  
*kStatusGroup\_SDIF* Group number for SDIF status codes.  
*kStatusGroup\_SPIFI* Group number for SPIFI status codes.  
*kStatusGroup\_OTP* Group number for OTP status codes.  
*kStatusGroup\_MCAN* Group number for MCAN status codes.  
*kStatusGroup\_CAAM* Group number for CAAM status codes.  
*kStatusGroup\_ECSPi* Group number for ECSPi status codes.  
*kStatusGroup\_USDHC* Group number for USDHC status codes.  
*kStatusGroup\_LPC\_I2C* Group number for LPC\_I2C status codes.  
*kStatusGroup\_DCP* Group number for DCP status codes.  
*kStatusGroup\_MSCAN* Group number for MSCAN status codes.  
*kStatusGroup\_ESAI* Group number for ESAI status codes.  
*kStatusGroup\_FLEXSPI* Group number for FLEXSPI status codes.  
*kStatusGroup\_MMDC* Group number for MMDC status codes.  
*kStatusGroup\_PDM* Group number for MIC status codes.  
*kStatusGroup\_SDMA* Group number for SDMA status codes.  
*kStatusGroup\_ICS* Group number for ICS status codes.  
*kStatusGroup\_SPDIF* Group number for SPDIF status codes.  
*kStatusGroup\_LPC\_MINISPI* Group number for LPC\_MINISPI status codes.  
*kStatusGroup\_HASHCRYPT* Group number for Hashcrypt status codes.  
*kStatusGroup\_LPC\_SPI\_SSP* Group number for LPC\_SPI\_SSP status codes.  
*kStatusGroup\_I3C* Group number for I3C status codes.  
*kStatusGroup\_LPC\_I2C\_1* Group number for LPC\_I2C\_1 status codes.  
*kStatusGroup\_NOTIFIER* Group number for NOTIFIER status codes.  
*kStatusGroup\_DebugConsole* Group number for debug console status codes.  
*kStatusGroup\_SEMC* Group number for SEMC status codes.  
*kStatusGroup\_ApplicationRangeStart* Starting number for application groups.  
*kStatusGroup\_IAP* Group number for IAP status codes.  
*kStatusGroup\_SFA* Group number for SFA status codes.

*kStatusGroup\_SPC* Group number for SPC status codes.  
*kStatusGroup\_PUF* Group number for PUF status codes.  
*kStatusGroup\_TOUCH\_PANEL* Group number for touch panel status codes.  
*kStatusGroup\_VBAT* Group number for VBAT status codes.  
*kStatusGroup\_HAL\_GPIO* Group number for HAL GPIO status codes.  
*kStatusGroup\_HAL\_UART* Group number for HAL UART status codes.  
*kStatusGroup\_HAL\_TIMER* Group number for HAL TIMER status codes.  
*kStatusGroup\_HAL\_SPI* Group number for HAL SPI status codes.  
*kStatusGroup\_HAL\_I2C* Group number for HAL I2C status codes.  
*kStatusGroup\_HAL\_FLASH* Group number for HAL FLASH status codes.  
*kStatusGroup\_HAL\_PWM* Group number for HAL PWM status codes.  
*kStatusGroup\_HAL\_RNG* Group number for HAL RNG status codes.  
*kStatusGroup\_HAL\_I2S* Group number for HAL I2S status codes.  
*kStatusGroup\_HAL\_ADC\_SENSOR* Group number for HAL ADC SENSOR status codes.  
*kStatusGroup\_TIMERMANAGER* Group number for TiMER MANAGER status codes.  
*kStatusGroup\_SERIALMANAGER* Group number for SERIAL MANAGER status codes.  
*kStatusGroup\_LED* Group number for LED status codes.  
*kStatusGroup\_BUTTON* Group number for BUTTON status codes.  
*kStatusGroup\_EXTERN\_EEPROM* Group number for EXTERN EEPROM status codes.  
*kStatusGroup\_SHELL* Group number for SHELL status codes.  
*kStatusGroup\_MEM\_MANAGER* Group number for MEM MANAGER status codes.  
*kStatusGroup\_LIST* Group number for List status codes.  
*kStatusGroup\_OSA* Group number for OSA status codes.  
*kStatusGroup\_COMMON\_TASK* Group number for Common task status codes.  
*kStatusGroup\_MSG* Group number for messaging status codes.  
*kStatusGroup\_SDK\_OCOTP* Group number for OCOTP status codes.  
*kStatusGroup\_SDK\_FLEXSPINOR* Group number for FLEXSPINOR status codes.  
*kStatusGroup\_CODEC* Group number for codec status codes.  
*kStatusGroup\_ASRC* Group number for codec status ASRC.  
*kStatusGroup\_OTFAD* Group number for codec status codes.  
*kStatusGroup\_SDIO SLV* Group number for SDIO SLV status codes.  
*kStatusGroup\_MECC* Group number for MECC status codes.  
*kStatusGroup\_ENET\_QOS* Group number for ENET\_QOS status codes.  
*kStatusGroup\_LOG* Group number for LOG status codes.  
*kStatusGroup\_I3CBUS* Group number for I3CBUS status codes.  
*kStatusGroup\_QSCI* Group number for QSCI status codes.  
*kStatusGroup\_ELEMU* Group number for ELEMU status codes.  
*kStatusGroup\_QUEUEDSPI* Group number for QSPI status codes.  
*kStatusGroup\_POWER\_MANAGER* Group number for POWER\_MANAGER status codes.  
*kStatusGroup\_IPED* Group number for IPED status codes.  
*kStatusGroup\_ELS\_PKC* Group number for ELS PKC status codes.  
*kStatusGroup\_CSS\_PKC* Group number for CSS PKC status codes.  
*kStatusGroup\_HOSTIF* Group number for HOSTIF status codes.  
*kStatusGroup\_CLIF* Group number for CLIF status codes.  
*kStatusGroup\_BMA* Group number for BMA status codes.

*kStatusGroup\_NETC* Group number for NETC status codes.

*kStatusGroup\_ELE* Group number for ELE status codes.

## 10.4.2 anonymous enum

Enumerator

*kStatus\_Success* Generic status for Success.

*kStatus\_Fail* Generic status for Fail.

*kStatus\_ReadOnly* Generic status for read only failure.

*kStatus\_OutOfRange* Generic status for out of range access.

*kStatus\_InvalidArgument* Generic status for invalid argument check.

*kStatus\_Timeout* Generic status for timeout.

*kStatus\_NoTransferInProgress* Generic status for no transfer in progress.

*kStatus\_Busy* Generic status for module is busy.

*kStatus\_NoData* Generic status for no data is found for the operation.

## 10.5 Function Documentation

### 10.5.1 void\* SDK\_Malloc ( size\_t size, size\_t alignbytes )

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

|                   |                                |
|-------------------|--------------------------------|
| <i>size</i>       | The length required to malloc. |
| <i>alignbytes</i> | The alignment size.            |

Return values

|            |                   |
|------------|-------------------|
| <i>The</i> | allocated memory. |
|------------|-------------------|

### 10.5.2 void SDK\_Free ( void \* ptr )

Parameters

|            |                           |
|------------|---------------------------|
| <i>ptr</i> | The memory to be release. |
|------------|---------------------------|



### 10.5.3 void SDK\_DelayAtLeastUs ( uint32\_t *delayTime\_us*, uint32\_t *coreClock\_Hz* )

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

## Parameters

|                     |                                    |
|---------------------|------------------------------------|
| <i>delayTime_us</i> | Delay time in unit of microsecond. |
| <i>coreClock_Hz</i> | Core clock frequency with Hz.      |

**10.5.4 static status\_t EnableIRQ ( IRQn\_Type *interrupt* ) [inline], [static]**

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

|                  |                 |
|------------------|-----------------|
| <i>interrupt</i> | The IRQ number. |
|------------------|-----------------|

## Return values

|                        |                                |
|------------------------|--------------------------------|
| <i>kStatus_Success</i> | Interrupt enabled successfully |
| <i>kStatus_Fail</i>    | Failed to enable the interrupt |

**10.5.5 static status\_t DisableIRQ ( IRQn\_Type *interrupt* ) [inline], [static]**

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

|                  |                 |
|------------------|-----------------|
| <i>interrupt</i> | The IRQ number. |
|------------------|-----------------|

Return values

|                        |                                 |
|------------------------|---------------------------------|
| <i>kStatus_Success</i> | Interrupt disabled successfully |
| <i>kStatus_Fail</i>    | Failed to disable the interrupt |

### 10.5.6 static status\_t EnableIRQWithPriority ( IRQn\_Type *interrupt*, uint8\_t *priNum* ) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

Parameters

|                  |                                                       |
|------------------|-------------------------------------------------------|
| <i>interrupt</i> | The IRQ to Enable.                                    |
| <i>priNum</i>    | Priority number set to interrupt controller register. |

Return values

|                        |                                       |
|------------------------|---------------------------------------|
| <i>kStatus_Success</i> | Interrupt priority set successfully   |
| <i>kStatus_Fail</i>    | Failed to set the interrupt priority. |

### 10.5.7 static status\_t IRQ\_SetPriority ( IRQn\_Type *interrupt*, uint8\_t *priNum* ) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

|                  |                                                       |
|------------------|-------------------------------------------------------|
| <i>interrupt</i> | The IRQ to set.                                       |
| <i>priNum</i>    | Priority number set to interrupt controller register. |

## Return values

|                        |                                       |
|------------------------|---------------------------------------|
| <i>kStatus_Success</i> | Interrupt priority set successfully   |
| <i>kStatus_Fail</i>    | Failed to set the interrupt priority. |

### 10.5.8 static status\_t IRQ\_ClearPendingIRQ ( IRQn\_Type *interrupt* ) [inline], [static]

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

## Parameters

|                  |                              |
|------------------|------------------------------|
| <i>interrupt</i> | The flag which IRQ to clear. |
|------------------|------------------------------|

## Return values

|                        |                                       |
|------------------------|---------------------------------------|
| <i>kStatus_Success</i> | Interrupt priority set successfully   |
| <i>kStatus_Fail</i>    | Failed to set the interrupt priority. |

### 10.5.9 static uint32\_t DisableGlobalIRQ ( void ) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the [EnableGlobalIRQ\(\)](#).

## Returns

Current primask value.

**10.5.10 static void EnableGlobalIRQ ( uint32\_t *primask* ) [inline], [static]**

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the [EnableGlobalIRQ\(\)](#) and [DisableGlobalIRQ\(\)](#) in pair.

## Parameters

|                |                                                                                                                                    |
|----------------|------------------------------------------------------------------------------------------------------------------------------------|
| <i>primask</i> | value of primask register to be restored. The primask value is supposed to be provided by the <a href="#">DisableGlobalIRQ()</a> . |
|----------------|------------------------------------------------------------------------------------------------------------------------------------|

# Chapter 11

## CTIMER: Standard counter/timers

### 11.1 Overview

The MCUXpresso SDK provides a driver for the cTimer module of MCUXpresso SDK devices.

### 11.2 Function groups

The cTimer driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

#### 11.2.1 Initialization and deinitialization

The function `CTIMER_Init()` initializes the cTimer with specified configurations. The function `CTIMER_GetDefaultConfig()` gets the default configurations. The initialization function configures the counter/timer mode and input selection when running in counter mode.

The function `CTIMER_Deinit()` stops the timer and turns off the module clock.

#### 11.2.2 PWM Operations

The function `CTIMER_SetupPwm()` sets up channels for PWM output. Each channel has its own duty cycle, however the same PWM period is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 (0=inactive signal(0% duty cycle) and 100=always active signal (100% duty cycle)).

The function `CTIMER_UpdatePwmDutycycle()` updates the PWM signal duty cycle of a particular channel.

#### 11.2.3 Match Operation

The function `CTIMER_SetupMatch()` sets up channels for match operation. Each channel is configured with a match value: if the counter should stop on match, if counter should reset on match, and output pin action. The output signal can be cleared, set, or toggled on match.

#### 11.2.4 Input capture operations

The function `CTIMER_SetupCapture()` sets up an channel for input capture. The user can specify the capture edge and if a interrupt should be generated when processing the input signal.

## 11.3 Typical use case

### 11.3.1 Match example

Set up a match channel to toggle output when a match occurs. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/ctimer`

### 11.3.2 PWM output example

Set up a channel for PWM output. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/ctimer`

## Files

- file [fsl\\_ctimer.h](#)

## Data Structures

- struct [\\_ctimer\\_match\\_config](#)  
*Match configuration. [More...](#)*
- struct [\\_ctimer\\_config](#)  
*Timer configuration structure. [More...](#)*

## Typedefs

- typedef enum  
[\\_ctimer\\_capture\\_channel](#) `ctimer_capture_channel_t`  
*List of Timer capture channels.*
- typedef enum [\\_ctimer\\_capture\\_edge](#) `ctimer_capture_edge_t`  
*List of capture edge options.*
- typedef enum [\\_ctimer\\_match](#) `ctimer_match_t`  
*List of Timer match registers.*
- typedef enum [\\_ctimer\\_external\\_match](#) `ctimer_external_match_t`  
*List of external match.*
- typedef enum  
[\\_ctimer\\_match\\_output\\_control](#) `ctimer_match_output_control_t`  
*List of output control options.*
- typedef enum [\\_ctimer\\_timer\\_mode](#) `ctimer_timer_mode_t`  
*List of Timer modes.*
- typedef enum  
[\\_ctimer\\_interrupt\\_enable](#) `ctimer_interrupt_enable_t`  
*List of Timer interrupts.*
- typedef enum [\\_ctimer\\_status\\_flags](#) `ctimer_status_flags_t`  
*List of Timer flags.*
- typedef struct [\\_ctimer\\_match\\_config](#) `ctimer_match_config_t`  
*Match configuration.*
- typedef struct [\\_ctimer\\_config](#) `ctimer_config_t`  
*Timer configuration structure.*

## Enumerations

- enum `_ctimer_capture_channel` {  
`kCTIMER_Capture_0` = 0U,  
`kCTIMER_Capture_1`,  
`kCTIMER_Capture_2`,  
`kCTIMER_Capture_3` }  
*List of Timer capture channels.*
- enum `_ctimer_capture_edge` {  
`kCTIMER_Capture_RiseEdge` = 1U,  
`kCTIMER_Capture_FallEdge` = 2U,  
`kCTIMER_Capture_BothEdge` = 3U }  
*List of capture edge options.*
- enum `_ctimer_match` {  
`kCTIMER_Match_0` = 0U,  
`kCTIMER_Match_1`,  
`kCTIMER_Match_2`,  
`kCTIMER_Match_3` }  
*List of Timer match registers.*
- enum `_ctimer_external_match` {  
`kCTIMER_External_Match_0` = (1UL << 0),  
`kCTIMER_External_Match_1` = (1UL << 1),  
`kCTIMER_External_Match_2` = (1UL << 2),  
`kCTIMER_External_Match_3` = (1UL << 3) }  
*List of external match.*
- enum `_ctimer_match_output_control` {  
`kCTIMER_Output_NoAction` = 0U,  
`kCTIMER_Output_Clear`,  
`kCTIMER_Output_Set`,  
`kCTIMER_Output_Toggle` }  
*List of output control options.*
- enum `_ctimer_timer_mode`  
*List of Timer modes.*
- enum `_ctimer_interrupt_enable` {  
`kCTIMER_Match0InterruptEnable` = CTIMER\_MCR\_MR0I\_MASK,  
`kCTIMER_Match1InterruptEnable` = CTIMER\_MCR\_MR1I\_MASK,  
`kCTIMER_Match2InterruptEnable` = CTIMER\_MCR\_MR2I\_MASK,  
`kCTIMER_Match3InterruptEnable` = CTIMER\_MCR\_MR3I\_MASK,  
`kCTIMER_Capture0InterruptEnable` = CTIMER\_CCR\_CAP0I\_MASK,  
`kCTIMER_Capture1InterruptEnable` = CTIMER\_CCR\_CAP1I\_MASK,  
`kCTIMER_Capture2InterruptEnable` = CTIMER\_CCR\_CAP2I\_MASK,  
`kCTIMER_Capture3InterruptEnable` = CTIMER\_CCR\_CAP3I\_MASK }  
*List of Timer interrupts.*
- enum `_ctimer_status_flags` {



```

kCTIMER_Match0Flag = CTIMER_IR_MR0INT_MASK,
kCTIMER_Match1Flag = CTIMER_IR_MR1INT_MASK,
kCTIMER_Match2Flag = CTIMER_IR_MR2INT_MASK,
kCTIMER_Match3Flag = CTIMER_IR_MR3INT_MASK,
kCTIMER_Capture0Flag = CTIMER_IR_CR0INT_MASK,
kCTIMER_Capture1Flag = CTIMER_IR_CR1INT_MASK,
kCTIMER_Capture2Flag = CTIMER_IR_CR2INT_MASK,
kCTIMER_Capture3Flag = CTIMER_IR_CR3INT_MASK }

```

*List of Timer flags.*

- enum `ctimer_callback_type_t` {  
`kCTIMER_SingleCallback`,  
`kCTIMER_MultipleCallback` }

*Callback type when registering for a callback.*

## Functions

- void `CTIMER_SetupMatch` (`CTIMER_Type *base`, `ctimer_match_t matchChannel`, const `ctimer_match_config_t *config`)  
*Setup the match register.*
- `uint32_t CTIMER_GetOutputMatchStatus` (`CTIMER_Type *base`, `uint32_t matchChannel`)  
*Get the status of output match.*
- void `CTIMER_SetupCapture` (`CTIMER_Type *base`, `ctimer_capture_channel_t capture`, `ctimer_capture_edge_t edge`, `bool enableInt`)  
*Setup the capture.*
- static `uint32_t CTIMER_GetTimerCountValue` (`CTIMER_Type *base`)  
*Get the timer count value from TC register.*
- void `CTIMER_RegisterCallBack` (`CTIMER_Type *base`, `ctimer_callback_t *cb_func`, `ctimer_callback_type_t cb_type`)  
*Register callback.*
- static void `CTIMER_Reset` (`CTIMER_Type *base`)  
*Reset the counter.*
- static void `CTIMER_SetPrescale` (`CTIMER_Type *base`, `uint32_t prescale`)  
*Setup the timer prescale value.*
- static `uint32_t CTIMER_GetCaptureValue` (`CTIMER_Type *base`, `ctimer_capture_channel_t capture`)  
*Get capture channel value.*
- static void `CTIMER_EnableResetMatchChannel` (`CTIMER_Type *base`, `ctimer_match_t match`, `bool enable`)  
*Enable reset match channel.*
- static void `CTIMER_EnableStopMatchChannel` (`CTIMER_Type *base`, `ctimer_match_t match`, `bool enable`)  
*Enable stop match channel.*
- static void `CTIMER_EnableMatchChannelReload` (`CTIMER_Type *base`, `ctimer_match_t match`, `bool enable`)  
*Enable reload channel falling edge.*
- static void `CTIMER_EnableRisingEdgeCapture` (`CTIMER_Type *base`, `ctimer_capture_channel_t capture`, `bool enable`)  
*Enable capture channel rising edge.*

- static void `CTIMER_EnableFallingEdgeCapture` (CTIMER\_Type \*base, `ctimer_capture_channel_t` capture, bool enable)  
*Enable capture channel falling edge.*
- static void `CTIMER_SetShadowValue` (CTIMER\_Type \*base, `ctimer_match_t` match, uint32\_t matchvalue)  
*Set the specified match shadow channel.*

## Driver version

- #define `FSL_CTIMER_DRIVER_VERSION` (MAKE\_VERSION(2, 3, 1))  
*Version 2.3.1.*

## Initialization and deinitialization

- void `CTIMER_Init` (CTIMER\_Type \*base, const `ctimer_config_t` \*config)  
*Ungates the clock and configures the peripheral for basic operation.*
- void `CTIMER_Deinit` (CTIMER\_Type \*base)  
*Gates the timer clock.*
- void `CTIMER_GetDefaultConfig` (`ctimer_config_t` \*config)  
*Fills in the timers configuration structure with the default settings.*

## PWM setup operations

- `status_t` `CTIMER_SetupPwmPeriod` (CTIMER\_Type \*base, const `ctimer_match_t` pwmPeriodChannel, `ctimer_match_t` matchChannel, uint32\_t pwmPeriod, uint32\_t pulsePeriod, bool enableInt)  
*Configures the PWM signal parameters.*
- `status_t` `CTIMER_SetupPwm` (CTIMER\_Type \*base, const `ctimer_match_t` pwmPeriodChannel, `ctimer_match_t` matchChannel, uint8\_t dutyCyclePercent, uint32\_t pwmFreq\_Hz, uint32\_t srcClock\_Hz, bool enableInt)  
*Configures the PWM signal parameters.*
- static void `CTIMER_UpdatePwmPulsePeriod` (CTIMER\_Type \*base, `ctimer_match_t` matchChannel, uint32\_t pulsePeriod)  
*Updates the pulse period of an active PWM signal.*
- void `CTIMER_UpdatePwmDutycycle` (CTIMER\_Type \*base, const `ctimer_match_t` pwmPeriodChannel, `ctimer_match_t` matchChannel, uint8\_t dutyCyclePercent)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- static void `CTIMER_EnableInterrupts` (CTIMER\_Type \*base, uint32\_t mask)  
*Enables the selected Timer interrupts.*
- static void `CTIMER_DisableInterrupts` (CTIMER\_Type \*base, uint32\_t mask)  
*Disables the selected Timer interrupts.*
- static uint32\_t `CTIMER_GetEnabledInterrupts` (CTIMER\_Type \*base)  
*Gets the enabled Timer interrupts.*

## Status Interface

- static uint32\_t `CTIMER_GetStatusFlags` (CTIMER\_Type \*base)

*Gets the Timer status flags.*

- static void [CTIMER\\_ClearStatusFlags](#) (CTIMER\_Type \*base, uint32\_t mask)  
*Clears the Timer status flags.*

## Counter Start and Stop

- static void [CTIMER\\_StartTimer](#) (CTIMER\_Type \*base)  
*Starts the Timer counter.*
- static void [CTIMER\\_StopTimer](#) (CTIMER\_Type \*base)  
*Stops the Timer counter.*

## 11.4 Data Structure Documentation

### 11.4.1 struct \_ctimer\_match\_config

This structure holds the configuration settings for each match register.

#### Data Fields

- uint32\_t [matchValue](#)  
*This is stored in the match register.*
- bool [enableCounterReset](#)  
*true: Match will reset the counter false: Match will not reset the counter*
- bool [enableCounterStop](#)  
*true: Match will stop the counter false: Match will not stop the counter*
- [ctimer\\_match\\_output\\_control\\_t](#) [outControl](#)  
*Action to be taken on a match on the EM bit/output.*
- bool [outPinInitState](#)  
*Initial value of the EM bit/output.*
- bool [enableInterrupt](#)  
*true: Generate interrupt upon match false: Do not generate interrupt on match*

### 11.4.2 struct \_ctimer\_config

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the [CTIMER\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- [ctimer\\_timer\\_mode\\_t](#) [mode](#)  
*Timer mode.*
- [ctimer\\_capture\\_channel\\_t](#) [input](#)

*Input channel to increment the timer, used only in timer modes that rely on this input signal to increment TC.*

- uint32\_t [prescale](#)  
*Prescale value.*

## 11.5 Typedef Documentation

### 11.5.1 typedef struct \_ctimer\_match\_config ctimer\_match\_config\_t

This structure holds the configuration settings for each match register.

### 11.5.2 typedef struct \_ctimer\_config ctimer\_config\_t

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the [CTIMER\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

## 11.6 Enumeration Type Documentation

### 11.6.1 enum \_ctimer\_capture\_channel

Enumerator

- kCTIMER\_Capture\_0* Timer capture channel 0.
- kCTIMER\_Capture\_1* Timer capture channel 1.
- kCTIMER\_Capture\_2* Timer capture channel 2.
- kCTIMER\_Capture\_3* Timer capture channel 3.

### 11.6.2 enum \_ctimer\_capture\_edge

Enumerator

- kCTIMER\_Capture\_RiseEdge* Capture on rising edge.
- kCTIMER\_Capture\_FallEdge* Capture on falling edge.
- kCTIMER\_Capture\_BothEdge* Capture on rising and falling edge.

### 11.6.3 enum \_ctimer\_match

Enumerator

- kCTIMER\_Match\_0* Timer match register 0.

*kCTIMER\_Match\_1* Timer match register 1.  
*kCTIMER\_Match\_2* Timer match register 2.  
*kCTIMER\_Match\_3* Timer match register 3.

#### 11.6.4 enum\_ctimer\_external\_match

Enumerator

*kCTIMER\_External\_Match\_0* External match 0.  
*kCTIMER\_External\_Match\_1* External match 1.  
*kCTIMER\_External\_Match\_2* External match 2.  
*kCTIMER\_External\_Match\_3* External match 3.

#### 11.6.5 enum\_ctimer\_match\_output\_control

Enumerator

*kCTIMER\_Output\_NoAction* No action is taken.  
*kCTIMER\_Output\_Clear* Clear the EM bit/output to 0.  
*kCTIMER\_Output\_Set* Set the EM bit/output to 1.  
*kCTIMER\_Output\_Toggle* Toggle the EM bit/output.

#### 11.6.6 enum\_ctimer\_interrupt\_enable

Enumerator

*kCTIMER\_Match0InterruptEnable* Match 0 interrupt.  
*kCTIMER\_Match1InterruptEnable* Match 1 interrupt.  
*kCTIMER\_Match2InterruptEnable* Match 2 interrupt.  
*kCTIMER\_Match3InterruptEnable* Match 3 interrupt.  
*kCTIMER\_Capture0InterruptEnable* Capture 0 interrupt.  
*kCTIMER\_Capture1InterruptEnable* Capture 1 interrupt.  
*kCTIMER\_Capture2InterruptEnable* Capture 2 interrupt.  
*kCTIMER\_Capture3InterruptEnable* Capture 3 interrupt.

#### 11.6.7 enum\_ctimer\_status\_flags

Enumerator

*kCTIMER\_Match0Flag* Match 0 interrupt flag.

*kCTIMER\_Match1Flag* Match 1 interrupt flag.  
*kCTIMER\_Match2Flag* Match 2 interrupt flag.  
*kCTIMER\_Match3Flag* Match 3 interrupt flag.  
*kCTIMER\_Capture0Flag* Capture 0 interrupt flag.  
*kCTIMER\_Capture1Flag* Capture 1 interrupt flag.  
*kCTIMER\_Capture2Flag* Capture 2 interrupt flag.  
*kCTIMER\_Capture3Flag* Capture 3 interrupt flag.

### 11.6.8 enum ctimer\_callback\_type\_t

When registering a callback an array of function pointers is passed the size could be 1 or 8, the callback type will tell that.

Enumerator

*kCTIMER\_SingleCallback* Single Callback type where there is only one callback for the timer. based on the status flags different channels needs to be handled differently  
*kCTIMER\_MultipleCallback* Multiple Callback type where there can be 8 valid callbacks, one per channel. for both match/capture

## 11.7 Function Documentation

### 11.7.1 void CTIMER\_Init ( CTIMER\_Type \* *base*, const ctimer\_config\_t \* *config* )

Note

This API should be called at the beginning of the application before using the driver.

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | Ctimer peripheral base address               |
| <i>config</i> | Pointer to the user configuration structure. |

### 11.7.2 void CTIMER\_Deinit ( CTIMER\_Type \* *base* )

Parameters

---

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

### 11.7.3 void CTIMER\_GetDefaultConfig ( ctimer\_config\_t \* config )

The default values are:

```
* config->mode = kCTIMER_TimerMode;
* config->input = kCTIMER_Capture_0;
* config->prescale = 0;
*
```

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>config</i> | Pointer to the user configuration structure. |
|---------------|----------------------------------------------|

### 11.7.4 status\_t CTIMER\_SetupPwmPeriod ( CTIMER\_Type \* base, const ctimer\_match\_t pwmPeriodChannel, ctimer\_match\_t matchChannel, uint32\_t pwmPeriod, uint32\_t pulsePeriod, bool enableInt )

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

Note

When setting PWM output from multiple output pins, all should use the same PWM period

Parameters

|                          |                                               |
|--------------------------|-----------------------------------------------|
| <i>base</i>              | Ctimer peripheral base address                |
| <i>pwmPeriod-Channel</i> | Specify the channel to control the PWM period |
| <i>matchChannel</i>      | Match pin to be used to output the PWM signal |
| <i>pwmPeriod</i>         | PWM period match value                        |

|                    |                                                                                                                                 |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------|
| <i>pulsePeriod</i> | Pulse width match value                                                                                                         |
| <i>enableInt</i>   | Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated. |

### 11.7.5 **status\_t CTIMER\_SetupPwm ( CTIMER\_Type \* base, const ctimer\_match\_t pwmPeriodChannel, ctimer\_match\_t matchChannel, uint8\_t dutyCyclePercent, uint32\_t pwmFreq\_Hz, uint32\_t srcClock\_Hz, bool enableInt )**

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function can manually assign the specified channel to set the PWM cycle.

#### Note

When setting PWM output from multiple output pins, all should use the same PWM frequency. Please use CTIMER\_SetupPwmPeriod to set up the PWM with high resolution.

#### Parameters

|                          |                                                                                                                                 |
|--------------------------|---------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>              | Ctimer peripheral base address                                                                                                  |
| <i>pwmPeriod-Channel</i> | Specify the channel to control the PWM period                                                                                   |
| <i>matchChannel</i>      | Match pin to be used to output the PWM signal                                                                                   |
| <i>dutyCycle-Percent</i> | PWM pulse width; the value should be between 0 to 100                                                                           |
| <i>pwmFreq_Hz</i>        | PWM signal frequency in Hz                                                                                                      |
| <i>srcClock_Hz</i>       | Timer counter clock in Hz                                                                                                       |
| <i>enableInt</i>         | Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt will be generated. |

### 11.7.6 **static void CTIMER\_UpdatePwmPulsePeriod ( CTIMER\_Type \* base, ctimer\_match\_t matchChannel, uint32\_t pulsePeriod ) [inline], [static]**



## Parameters

|                     |                                               |
|---------------------|-----------------------------------------------|
| <i>base</i>         | Ctimer peripheral base address                |
| <i>matchChannel</i> | Match pin to be used to output the PWM signal |
| <i>pulsePeriod</i>  | New PWM pulse width match value               |

**11.7.7 void CTIMER\_UpdatePwmDutycycle ( CTIMER\_Type \* *base*, const ctimer\_match\_t *pwmPeriodChannel*, ctimer\_match\_t *matchChannel*, uint8\_t *dutyCyclePercent* )**

## Note

Please use CTIMER\_SetupPwmPeriod to update the PWM with high resolution. This function can manually assign the specified channel to set the PWM cycle.

## Parameters

|                          |                                                           |
|--------------------------|-----------------------------------------------------------|
| <i>base</i>              | Ctimer peripheral base address                            |
| <i>pwmPeriod-Channel</i> | Specify the channel to control the PWM period             |
| <i>matchChannel</i>      | Match pin to be used to output the PWM signal             |
| <i>dutyCycle-Percent</i> | New PWM pulse width; the value should be between 0 to 100 |

**11.7.8 void CTIMER\_SetupMatch ( CTIMER\_Type \* *base*, ctimer\_match\_t *matchChannel*, const ctimer\_match\_config\_t \* *config* )**

User configuration is used to setup the match value and action to be taken when a match occurs.

## Parameters

|                     |                                              |
|---------------------|----------------------------------------------|
| <i>base</i>         | Ctimer peripheral base address               |
| <i>matchChannel</i> | Match register to configure                  |
| <i>config</i>       | Pointer to the match configuration structure |

### 11.7.9 uint32\_t CTIMER\_GetOutputMatchStatus ( CTIMER\_Type \* *base*, uint32\_t *matchChannel* )

This function gets the status of output MAT, whether or not this output is connected to a pin. This status is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH.

## Parameters

|                     |                                                                                                                                                                              |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | Ctimer peripheral base address                                                                                                                                               |
| <i>matchChannel</i> | External match channel, user can obtain the status of multiple match channels at the same time by using the logic of " " enumeration <a href="#">ctimer_external_match_t</a> |

## Returns

The mask of external match channel status flags. Users need to use the `_ctimer_external_match` type to decode the return variables.

**11.7.10 void CTIMER\_SetupCapture ( CTIMER\_Type \* *base*, *ctimer\_capture\_channel\_t capture*, *ctimer\_capture\_edge\_t edge*, *bool enableInt* )**

## Parameters

|                  |                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------|
| <i>base</i>      | Ctimer peripheral base address                                                                     |
| <i>capture</i>   | Capture channel to configure                                                                       |
| <i>edge</i>      | Edge on the channel that will trigger a capture                                                    |
| <i>enableInt</i> | Flag to enable channel interrupts, if enabled then the registered call back is called upon capture |

**11.7.11 static uint32\_t CTIMER\_GetTimerCountValue ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | Ctimer peripheral base address. |
|-------------|---------------------------------|

## Returns

return the timer count value.

**11.7.12 void CTIMER\_RegisterCallBack ( CTIMER\_Type \* *base*, *ctimer\_callback\_t \* cb\_func*, *ctimer\_callback\_type\_t cb\_type* )**

## Parameters

|                |                                              |
|----------------|----------------------------------------------|
| <i>base</i>    | Ctimer peripheral base address               |
| <i>cb_func</i> | callback function                            |
| <i>cb_type</i> | callback function type, singular or multiple |

**11.7.13 static void CTIMER\_EnableInterrupts ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

|             |                                                                                                                        |
|-------------|------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | Ctimer peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ctimer-interrupt_enable_t</a> |

**11.7.14 static void CTIMER\_DisableInterrupts ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

|             |                                                                                                                        |
|-------------|------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | Ctimer peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">ctimer-interrupt_enable_t</a> |

**11.7.15 static uint32\_t CTIMER\_GetEnabledInterrupts ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [ctimer\\_interrupt\\_enable\\_t](#)

11.7.16 `static uint32_t CTIMER_GetStatusFlags ( CTIMER_Type * base )`  
`[inline], [static]`

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

## Returns

The status flags. This is the logical OR of members of the enumeration [ctimer\\_status\\_flags\\_t](#)

**11.7.17 static void CTIMER\_ClearStatusFlags ( CTIMER\_Type \* *base*, uint32\_t *mask* ) [inline], [static]**

## Parameters

|             |                                                                                                                      |
|-------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | Ctimer peripheral base address                                                                                       |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">ctimer-_status_flags_t</a> |

**11.7.18 static void CTIMER\_StartTimer ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

**11.7.19 static void CTIMER\_StopTimer ( CTIMER\_Type \* *base* ) [inline], [static]**

## Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

**11.7.20 static void CTIMER\_Reset ( CTIMER\_Type \* *base* ) [inline], [static]**

The timer counter and prescale counter are reset on the next positive edge of the APB clock.

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | Ctimer peripheral base address |
|-------------|--------------------------------|

**11.7.21 static void CTIMER\_SetPrescale ( CTIMER\_Type \* *base*, uint32\_t *prescale* ) [inline], [static]**

Specifies the maximum value for the Prescale Counter.

Parameters

|                 |                                |
|-----------------|--------------------------------|
| <i>base</i>     | Ctimer peripheral base address |
| <i>prescale</i> | Prescale value                 |

**11.7.22 static uint32\_t CTIMER\_GetCaptureValue ( CTIMER\_Type \* *base*, ctimer\_capture\_channel\_t *capture* ) [inline], [static]**

Get the counter/timer value on the corresponding capture channel.

Parameters

|                |                                |
|----------------|--------------------------------|
| <i>base</i>    | Ctimer peripheral base address |
| <i>capture</i> | Select capture channel         |

Returns

The timer count capture value.

**11.7.23 static void CTIMER\_EnableResetMatchChannel ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]**

Set the specified match channel reset operation.

Parameters

---

|               |                                       |
|---------------|---------------------------------------|
| <i>base</i>   | Ctimer peripheral base address        |
| <i>match</i>  | match channel used                    |
| <i>enable</i> | Enable match channel reset operation. |

#### 11.7.24 static void CTIMER\_EnableStopMatchChannel ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]

Set the specified match channel stop operation.

Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Ctimer peripheral base address.      |
| <i>match</i>  | match channel used.                  |
| <i>enable</i> | Enable match channel stop operation. |

#### 11.7.25 static void CTIMER\_EnableMatchChannelReload ( CTIMER\_Type \* *base*, ctimer\_match\_t *match*, bool *enable* ) [inline], [static]

Enable the specified match channel reload match shadow value.

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>base</i>   | Ctimer peripheral base address. |
| <i>match</i>  | match channel used.             |
| <i>enable</i> | Enable .                        |

#### 11.7.26 static void CTIMER\_EnableRisingEdgeCapture ( CTIMER\_Type \* *base*, ctimer\_capture\_channel\_t *capture*, bool *enable* ) [inline], [static]

Sets the specified capture channel for rising edge capture.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | Ctimer peripheral base address. |
| <i>capture</i> | capture channel used.           |
| <i>enable</i>  | Enable rising edge capture.     |



**11.7.27** `static void CTIMER_EnableFallingEdgeCapture ( CTIMER_Type * base,  
ctimer_capture_channel_t capture, bool enable ) [inline], [static]`

Sets the specified capture channel for falling edge capture.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | Ctimer peripheral base address. |
| <i>capture</i> | capture channel used.           |
| <i>enable</i>  | Enable falling edge capture.    |

**11.7.28** `static void CTIMER_SetShadowValue ( CTIMER_Type * base,  
ctimer_match_t match, uint32_t matchvalue ) [inline], [static]`

Parameters

|                   |                                                       |
|-------------------|-------------------------------------------------------|
| <i>base</i>       | Ctimer peripheral base address.                       |
| <i>match</i>      | match channel used.                                   |
| <i>matchvalue</i> | Reload the value of the corresponding match register. |



## Chapter 12

# FLEXCOMM: FLEXCOMM Driver

### 12.1 Overview

The MCUXpresso SDK provides a generic driver and multiple protocol-specific FLEXCOMM drivers for the FLEXCOMM module of MCUXpresso SDK devices.

#### Modules

- [FLEXCOMM Driver](#)

## 12.2 FLEXCOMM Driver

### 12.2.1 Overview

#### Typedefs

- typedef void(\* [flexcomm\\_irq\\_handler\\_t](#))(void \*base, void \*handle)  
*Typedef for interrupt handler.*

#### Enumerations

- enum [FLEXCOMM\\_PERIPH\\_T](#) {  
[FLEXCOMM\\_PERIPH\\_NONE](#),  
[FLEXCOMM\\_PERIPH\\_USART](#),  
[FLEXCOMM\\_PERIPH\\_SPI](#),  
[FLEXCOMM\\_PERIPH\\_I2C](#),  
[FLEXCOMM\\_PERIPH\\_I2S\\_TX](#),  
[FLEXCOMM\\_PERIPH\\_I2S\\_RX](#) }  
*FLEXCOMM peripheral modes.*

#### Functions

- uint32\_t [FLEXCOMM\\_GetInstance](#) (void \*base)  
*Returns instance number for FLEXCOMM module with given base address.*
- [status\\_t FLEXCOMM\\_Init](#) (void \*base, [FLEXCOMM\\_PERIPH\\_T](#) periph)  
*Initializes FLEXCOMM and selects peripheral mode according to the second parameter.*
- void [FLEXCOMM\\_SetIRQHandler](#) (void \*base, [flexcomm\\_irq\\_handler\\_t](#) handler, void \*flexcomm-Handle)  
*Sets IRQ handler for given FLEXCOMM module.*

#### Variables

- IRQn\_Type const [kFlexcommIrqs](#) []  
*Array with IRQ number for each FLEXCOMM module.*

#### Driver version

- #define [FSL\\_FLEXCOMM\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 2))  
*FlexCOMM driver version 2.0.2.*

## 12.2.2 Macro Definition Documentation

12.2.2.1 `#define FSL_FLEXCOMM_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))`

## 12.2.3 Typedef Documentation

12.2.3.1 `typedef void(* flexcomm_irq_handler_t)(void *base, void *handle)`

## 12.2.4 Enumeration Type Documentation

### 12.2.4.1 `enum FLEXCOMM_PERIPH_T`

Enumerator

*FLEXCOMM\_PERIPH\_NONE* No peripheral.  
*FLEXCOMM\_PERIPH\_USART* USART peripheral.  
*FLEXCOMM\_PERIPH\_SPI* SPI Peripheral.  
*FLEXCOMM\_PERIPH\_I2C* I2C Peripheral.  
*FLEXCOMM\_PERIPH\_I2S\_TX* I2S TX Peripheral.  
*FLEXCOMM\_PERIPH\_I2S\_RX* I2S RX Peripheral.

## 12.2.5 Function Documentation

12.2.5.1 `uint32_t FLEXCOMM_GetInstance ( void * base )`

12.2.5.2 `status_t FLEXCOMM_Init ( void * base, FLEXCOMM_PERIPH_T periph )`

12.2.5.3 `void FLEXCOMM_SetIRQHandler ( void * base, flexcomm_irq_handler_t handler, void * flexcommHandle )`

It is used by drivers register IRQ handler according to FLEXCOMM mode

## 12.2.6 Variable Documentation

12.2.6.1 `IRQn_Type const kFlexcommIrqs[]`

# Chapter 13

## I2C: Inter-Integrated Circuit Driver

### 13.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MCUXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires the knowledge of the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions [I2C\\_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

### 13.2 Typical use case

#### 13.2.1 Master Operation in functional method

```
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

/* Send start and slave address. */
I2C_MasterStart(EXAMPLE_I2C_MASTER_BASEADDR, 7-bit slave address,
 kI2C_Write/kI2C_Read);

/* Wait address sent out. */
while(!((status = I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR)) & kI2C_IntPendingFlag))
{
}

if(status & kI2C_ReceiveNakFlag)
{
 return kStatus_I2C_Nak;
}
```

```

}

result = I2C_MasterWriteBlocking(EXAMPLE_I2C_MASTER_BASEADDR, txBuff, BUFFER_SIZE,
 kI2C_TransferDefaultFlag);

if(result)
{
 /* If error occurs, send STOP. */
 I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);
 return result;
}

while(!(I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR) & kI2C_IntPendingFlag))
{
}

/* Wait all data sent out, send STOP. */
I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);

```

### 13.2.2 Master Operation in interrupt transactional method

```

i2c_master_handle_t g_m_handle;
volatile bool g_MasterCompletionFlag = false;
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_handle_t *handle,
 status_t status, void *userData)
{
 /* Signal transfer success when received success status. */
 if (status == kStatus_Success)
 {
 g_MasterCompletionFlag = true;
 }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

I2C_MasterTransferCreateHandle(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle,
 i2c_master_callback, NULL);
I2C_MasterTransferNonBlocking(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle, &
 masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 13.2.3 Master Operation in DMA transactional method

```

i2c_master_dma_handle_t g_m_dma_handle;
dma_handle_t dmaHandle;
volatile bool g_MasterCompletionFlag = false;
i2c_master_config_t masterConfig;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_dma_handle_t *handle,
 status_t status, void *userData)
{
 /* Signal transfer success when received success status. */
 if (status == kStatus_Success)
 {
 g_MasterCompletionFlag = true;
 }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

DMA_EnableChannel(EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);
DMA_CreateHandle(&dmaHandle, EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);

I2C_MasterTransferCreateHandleDMA(EXAMPLE_I2C_MASTER_BASEADDR, &
 g_m_dma_handle, i2c_master_callback, NULL, &dmaHandle);
I2C_MasterTransferDMA(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_dma_handle, &masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 13.2.4 Slave Operation in functional method

```

i2c_slave_config_t slaveConfig;
uint8_t status;
status_t result = kStatus_Success;

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
 mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;
I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

/* Wait address match. */
while(!((status = I2C_GetStatusFlag(EXAMPLE_I2C_SLAVE_BASEADDR)) & kI2C_AddressMatchFlag))
{
}

```



```

/* Slave transmit, master reading from slave. */
if (status & kI2C_TransferDirectionFlag)
{
 result = I2C_SlaveWriteBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}
else
{
 I2C_SlaveReadBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}

return result;

```

### 13.2.5 Slave Operation in interrupt transactional method

```

i2c_slave_config_t slaveConfig;
i2c_slave_handle_t g_s_handle;
volatile bool g_SlaveCompletionFlag = false;

static void i2c_slave_callback(I2C_Type *base, i2c_slave_transfer_t *xfer, void *
 userData)
{
 switch (xfer->event)
 {
 /* Transmit request */
 case kI2C_SlaveTransmitEvent:
 /* Update information for transmit process */
 xfer->data = g_slave_buff;
 xfer->dataSize = I2C_DATA_LENGTH;
 break;

 /* Receive request */
 case kI2C_SlaveReceiveEvent:
 /* Update information for received process */
 xfer->data = g_slave_buff;
 xfer->dataSize = I2C_DATA_LENGTH;
 break;

 /* Transfer done */
 case kI2C_SlaveCompletionEvent:
 g_SlaveCompletionFlag = true;
 break;

 default:
 g_SlaveCompletionFlag = true;
 break;
 }
}

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
 mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;

I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

I2C_SlaveTransferCreateHandle(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
 i2c_slave_callback, NULL);

I2C_SlaveTransferNonBlocking(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
 kI2C_SlaveCompletionEvent);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}

```

```
g_SlaveCompletionFlag = false;
```

## Modules

- [I2C CMSIS Driver](#)
- [I2C DMA Driver](#)
- [I2C Driver](#)
- [I2C Master Driver](#)
- [I2C Slave Driver](#)

## 13.3 I2C Driver

### 13.3.1 Overview

#### Files

- file [fsl\\_i2c.h](#)

#### Macros

- `#define I2C_RETRY_TIMES 0U` /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*
- `#define I2C_MASTER_TRANSMIT_IGNORE_LAST_NACK 1U` /\* Define to one means master ignores the last byte's nack and considers the transfer successful. \*/  
*Whether to ignore the nack signal of the last byte during master transmit.*
- `#define I2C_STAT_MSTCODE_IDLE (0U)`  
*Master Idle State Code.*
- `#define I2C_STAT_MSTCODE_RXREADY (1U)`  
*Master Receive Ready State Code.*
- `#define I2C_STAT_MSTCODE_TXREADY (2U)`  
*Master Transmit Ready State Code.*
- `#define I2C_STAT_MSTCODE_NACKADR (3U)`  
*Master NACK by slave on address State Code.*
- `#define I2C_STAT_MSTCODE_NACKDAT (4U)`  
*Master NACK by slave on data State Code.*

#### Enumerations

- enum {  
[kStatus\\_I2C\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 0),  
[kStatus\\_I2C\\_Idle](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 1),  
[kStatus\\_I2C\\_Nak](#),  
[kStatus\\_I2C\\_InvalidParameter](#),  
[kStatus\\_I2C\\_BitError](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 4),  
[kStatus\\_I2C\\_ArbitrationLost](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 5),  
[kStatus\\_I2C\\_NoTransferInProgress](#),  
[kStatus\\_I2C\\_DmaRequestFail](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 7),  
[kStatus\\_I2C\\_StartStopError](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 8),  
[kStatus\\_I2C\\_UnexpectedState](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 9),  
[kStatus\\_I2C\\_Timeout](#),  
[kStatus\\_I2C\\_Addr\\_Nak](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 11),  
[kStatus\\_I2C\\_EventTimeout](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 12),  
[kStatus\\_I2C\\_SclLowTimeout](#) = MAKE\_STATUS(kStatusGroup\_FLEXCOMM\_I2C, 13) }  
*I2C status return codes.*

- enum `_i2c_status_flags` {
  - `kI2C_MasterPendingFlag` = `I2C_STAT_MSTPENDING_MASK`,
  - `kI2C_MasterArbitrationLostFlag`,
  - `kI2C_MasterStartStopErrorFlag`,
  - `kI2C_MasterIdleFlag` = `1UL << 5U`,
  - `kI2C_MasterRxReadyFlag` = `1UL << I2C_STAT_MSTSTATE_SHIFT`,
  - `kI2C_MasterTxReadyFlag` = `1UL << (I2C_STAT_MSTSTATE_SHIFT + 1U)`,
  - `kI2C_MasterAddrNackFlag` = `1UL << 7U`,
  - `kI2C_MasterDataNackFlag` = `1UL << (I2C_STAT_MSTSTATE_SHIFT + 2U)`,
  - `kI2C_SlavePendingFlag` = `I2C_STAT_SLVPENDING_MASK`,
  - `kI2C_SlaveNotStretching` = `I2C_STAT_SLVNOTSTR_MASK`,
  - `kI2C_SlaveSelected`,
  - `kI2C_SaveDeselected` = `I2C_STAT_SLVDESEL_MASK`,
  - `kI2C_SlaveAddressedFlag` = `1UL << 22U`,
  - `kI2C_SlaveReceiveFlag` = `1UL << I2C_STAT_SLVSTATE_SHIFT`,
  - `kI2C_SlaveTransmitFlag` = `1UL << (I2C_STAT_SLVSTATE_SHIFT + 1U)`,
  - `kI2C_SlaveAddress0MatchFlag` = `1UL << 20U`,
  - `kI2C_SlaveAddress1MatchFlag` = `1UL << I2C_STAT_SLVIDX_SHIFT`,
  - `kI2C_SlaveAddress2MatchFlag` = `1UL << (I2C_STAT_SLVIDX_SHIFT + 1U)`,
  - `kI2C_SlaveAddress3MatchFlag` = `1UL << 21U`,
  - `kI2C_MonitorReadyFlag` = `I2C_STAT_MONRDY_MASK`,
  - `kI2C_MonitorOverflowFlag` = `I2C_STAT_MONOV_MASK`,
  - `kI2C_MonitorActiveFlag` = `I2C_STAT_MONACTIVE_MASK`,
  - `kI2C_MonitorIdleFlag` = `I2C_STAT_MONIDLE_MASK`,
  - `kI2C_EventTimeoutFlag` = `I2C_STAT_EVENTTIMEOUT_MASK`,
  - `kI2C_SclTimeoutFlag` = `I2C_STAT_SCLTIMEOUT_MASK` }

*I2C status flags.*

- enum `_i2c_interrupt_enable` {
  - `kI2C_MasterPendingInterruptEnable`,
  - `kI2C_MasterArbitrationLostInterruptEnable`,
  - `kI2C_MasterStartStopErrorInterruptEnable`,
  - `kI2C_SlavePendingInterruptEnable` = `I2C_STAT_SLVPENDING_MASK`,
  - `kI2C_SlaveNotStretchingInterruptEnable`,
  - `kI2C_SlaveDeselectedInterruptEnable` = `I2C_STAT_SLVDESEL_MASK`,
  - `kI2C_MonitorReadyInterruptEnable` = `I2C_STAT_MONRDY_MASK`,
  - `kI2C_MonitorOverflowInterruptEnable` = `I2C_STAT_MONOV_MASK`,
  - `kI2C_MonitorIdleInterruptEnable` = `I2C_STAT_MONIDLE_MASK`,
  - `kI2C_EventTimeoutInterruptEnable` = `I2C_STAT_EVENTTIMEOUT_MASK`,
  - `kI2C_SclTimeoutInterruptEnable` = `I2C_STAT_SCLTIMEOUT_MASK` }

*I2C interrupt enable.*

## Driver version

- `#define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 3, 3))`

*I2C driver version.*

### 13.3.2 Macro Definition Documentation

**13.3.2.1 #define FSL\_I2C\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 3))**

**13.3.2.2 #define I2C\_RETRY\_TIMES 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/**

**13.3.2.3 #define I2C\_MASTER\_TRANSMIT\_IGNORE\_LAST\_NACK 1U /\* Define to one means master ignores the last byte's nack and considers the transfer successful. \*/**

### 13.3.3 Enumeration Type Documentation

#### 13.3.3.1 anonymous enum

Enumerator

*kStatus\_I2C\_Busy* The master is already performing a transfer.

*kStatus\_I2C\_Idle* The slave driver is idle.

*kStatus\_I2C\_Nak* The slave device sent a NAK in response to a byte.

*kStatus\_I2C\_InvalidParameter* Unable to proceed due to invalid parameter.

*kStatus\_I2C\_BitError* Transferred bit was not seen on the bus.

*kStatus\_I2C\_ArbitrationLost* Arbitration lost error.

*kStatus\_I2C\_NoTransferInProgress* Attempt to abort a transfer when one is not in progress.

*kStatus\_I2C\_DmaRequestFail* DMA request failed.

*kStatus\_I2C\_StartStopError* Start and stop error.

*kStatus\_I2C\_UnexpectedState* Unexpected state.

*kStatus\_I2C\_Timeout* Timeout when waiting for I2C master/slave pending status to set to continue transfer.

*kStatus\_I2C\_Addr\_Nak* NAK received for Address.

*kStatus\_I2C\_EventTimeout* Timeout waiting for bus event.

*kStatus\_I2C\_SclLowTimeout* Timeout SCL signal remains low.

#### 13.3.3.2 enum `i2c_status_flags`

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

*kI2C\_MasterPendingFlag* The I2C module is waiting for software interaction. bit 0

- kI2C\_MasterArbitrationLostFlag*** The arbitration of the bus was lost. There was collision on the bus. bit 4
- kI2C\_MasterStartStopErrorFlag*** There was an error during start or stop phase of the transaction. bit 6
- kI2C\_MasterIdleFlag*** The I2C master idle status. bit 5
- kI2C\_MasterRxReadyFlag*** The I2C master rx ready status. bit 1
- kI2C\_MasterTxReadyFlag*** The I2C master tx ready status. bit 2
- kI2C\_MasterAddrNackFlag*** The I2C master address nack status. bit 7
- kI2C\_MasterDataNackFlag*** The I2C master data nack status. bit 3
- kI2C\_SlavePendingFlag*** The I2C module is waiting for software interaction. bit 8
- kI2C\_SlaveNotStretching*** Indicates whether the slave is currently stretching clock (0 = yes, 1 = no). bit 11
- kI2C\_SlaveSelected*** Indicates whether the slave is selected by an address match. bit 14
- kI2C\_SaveDeselected*** Indicates that slave was previously deselected (deselect event took place, w1c). bit 15
- kI2C\_SlaveAddressedFlag*** One of the I2C slave's 4 addresses is matched. bit 22
- kI2C\_SlaveReceiveFlag*** Slave receive data available. bit 9
- kI2C\_SlaveTransmitFlag*** Slave data can be transmitted. bit 10
- kI2C\_SlaveAddress0MatchFlag*** Slave address0 match. bit 20
- kI2C\_SlaveAddress1MatchFlag*** Slave address1 match. bit 12
- kI2C\_SlaveAddress2MatchFlag*** Slave address2 match. bit 13
- kI2C\_SlaveAddress3MatchFlag*** Slave address3 match. bit 21
- kI2C\_MonitorReadyFlag*** The I2C monitor ready interrupt. bit 16
- kI2C\_MonitorOverflowFlag*** The monitor data overrun interrupt. bit 17
- kI2C\_MonitorActiveFlag*** The monitor is active. bit 18
- kI2C\_MonitorIdleFlag*** The monitor idle interrupt. bit 19
- kI2C\_EventTimeoutFlag*** The bus event timeout interrupt. bit 24
- kI2C\_SclTimeoutFlag*** The SCL timeout interrupt. bit 25

### 13.3.3.3 enum `_i2c_interrupt_enable`

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

- kI2C\_MasterPendingInterruptEnable*** The I2C master communication pending interrupt.
- kI2C\_MasterArbitrationLostInterruptEnable*** The I2C master arbitration lost interrupt.
- kI2C\_MasterStartStopErrorInterruptEnable*** The I2C master start/stop timing error interrupt.
- kI2C\_SlavePendingInterruptEnable*** The I2C slave communication pending interrupt.
- kI2C\_SlaveNotStretchingInterruptEnable*** The I2C slave not stretching interrupt, deep-sleep mode can be entered only when this interrupt occurs.
- kI2C\_SlaveDeselectedInterruptEnable*** The I2C slave deselection interrupt.
- kI2C\_MonitorReadyInterruptEnable*** The I2C monitor ready interrupt.

***kI2C\_MonitorOverflowInterruptEnable*** The monitor data overrun interrupt.

***kI2C\_MonitorIdleInterruptEnable*** The monitor idle interrupt.

***kI2C\_EventTimeoutInterruptEnable*** The bus event timeout interrupt.

***kI2C\_SclTimeoutInterruptEnable*** The SCL timeout interrupt.

## 13.4 I2C Master Driver

### 13.4.1 Overview

#### Data Structures

- struct [\\_i2c\\_master\\_config](#)  
*Structure with settings to initialize the I2C master module. [More...](#)*
- struct [\\_i2c\\_master\\_transfer](#)  
*Non-blocking transfer descriptor structure. [More...](#)*
- struct [\\_i2c\\_master\\_handle](#)  
*Driver handle for master non-blocking APIs. [More...](#)*

#### Typedefs

- typedef enum [\\_i2c\\_direction](#) [i2c\\_direction\\_t](#)  
*Direction of master and slave transfers.*
- typedef struct [\\_i2c\\_master\\_config](#) [i2c\\_master\\_config\\_t](#)  
*Structure with settings to initialize the I2C master module.*
- typedef struct [\\_i2c\\_master\\_transfer](#) [i2c\\_master\\_transfer\\_t](#)  
*I2C master transfer typedef.*
- typedef struct [\\_i2c\\_master\\_handle](#) [i2c\\_master\\_handle\\_t](#)  
*I2C master handle typedef.*
- typedef void(\* [i2c\\_master\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Master completion callback function pointer type.*

#### Enumerations

- enum [\\_i2c\\_direction](#) {  
[kI2C\\_Write](#) = 0U,  
[kI2C\\_Read](#) = 1U }  
*Direction of master and slave transfers.*
- enum [\\_i2c\\_master\\_transfer\\_flags](#) {  
[kI2C\\_TransferDefaultFlag](#) = 0x00U,  
[kI2C\\_TransferNoStartFlag](#) = 0x01U,  
[kI2C\\_TransferRepeatedStartFlag](#) = 0x02U,  
[kI2C\\_TransferNoStopFlag](#) = 0x04U }  
*Transfer option flags.*
- enum [\\_i2c\\_transfer\\_states](#)  
*States for the state machine used by transactional APIs.*

#### Initialization and deinitialization

- void [I2C\\_MasterGetDefaultConfig](#) ([i2c\\_master\\_config\\_t](#) \*masterConfig)



- Provides a default configuration for the I2C master peripheral.
- void **I2C\_MasterInit** (I2C\_Type \*base, const **i2c\_master\_config\_t** \*masterConfig, uint32\_t srcClock\_Hz)  
*Initializes the I2C master peripheral.*
- void **I2C\_MasterDeinit** (I2C\_Type \*base)  
*Deinitializes the I2C master peripheral.*
- uint32\_t **I2C\_GetInstance** (I2C\_Type \*base)  
*Returns an instance number given a base address.*
- static void **I2C\_MasterReset** (I2C\_Type \*base)  
*Performs a software reset.*
- static void **I2C\_MasterEnable** (I2C\_Type \*base, bool enable)  
*Enables or disables the I2C module as master.*

## Status

- uint32\_t **I2C\_GetStatusFlags** (I2C\_Type \*base)  
*Gets the I2C status flags.*
- static void **I2C\_ClearStatusFlags** (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C status flag state.*
- static void **I2C\_MasterClearStatusFlags** (I2C\_Type \*base, uint32\_t statusMask)  
*Clears the I2C master status flag state.*

## Interrupts

- static void **I2C\_EnableInterrupts** (I2C\_Type \*base, uint32\_t interruptMask)  
*Enables the I2C interrupt requests.*
- static void **I2C\_DisableInterrupts** (I2C\_Type \*base, uint32\_t interruptMask)  
*Disables the I2C interrupt requests.*
- static uint32\_t **I2C\_GetEnabledInterrupts** (I2C\_Type \*base)  
*Returns the set of currently enabled I2C interrupt requests.*

## Bus operations

- void **I2C\_MasterSetBaudRate** (I2C\_Type \*base, uint32\_t baudRate\_Bps, uint32\_t srcClock\_Hz)  
*Sets the I2C bus frequency for master transactions.*
- void **I2C\_MasterSetTimeoutValue** (I2C\_Type \*base, uint8\_t timeout\_Ms, uint32\_t srcClock\_Hz)  
*Sets the I2C bus timeout value.*
- static bool **I2C\_MasterGetBusIdleState** (I2C\_Type \*base)  
*Returns whether the bus is idle.*
- **status\_t** **I2C\_MasterStart** (I2C\_Type \*base, uint8\_t address, **i2c\_direction\_t** direction)  
*Sends a START on the I2C bus.*
- **status\_t** **I2C\_MasterStop** (I2C\_Type \*base)  
*Sends a STOP signal on the I2C bus.*
- static **status\_t** **I2C\_MasterRepeatedStart** (I2C\_Type \*base, uint8\_t address, **i2c\_direction\_t** direction)  
*Sends a REPEATED START on the I2C bus.*

- `status_t I2C_MasterWriteBlocking` (`I2C_Type *base`, `const void *txBuff`, `size_t txSize`, `uint32_t flags`)  
*Performs a polling send transfer on the I2C bus.*
- `status_t I2C_MasterReadBlocking` (`I2C_Type *base`, `void *rxBuff`, `size_t rxSize`, `uint32_t flags`)  
*Performs a polling receive transfer on the I2C bus.*
- `status_t I2C_MasterTransferBlocking` (`I2C_Type *base`, `i2c_master_transfer_t *xfer`)  
*Performs a master polling transfer on the I2C bus.*

## Non-blocking

- `void I2C_MasterTransferCreateHandle` (`I2C_Type *base`, `i2c_master_handle_t *handle`, `i2c_master_transfer_callback_t callback`, `void *userData`)  
*Creates a new handle for the I2C master non-blocking APIs.*
- `status_t I2C_MasterTransferNonBlocking` (`I2C_Type *base`, `i2c_master_handle_t *handle`, `i2c_master_transfer_t *xfer`)  
*Performs a non-blocking transaction on the I2C bus.*
- `status_t I2C_MasterTransferGetCount` (`I2C_Type *base`, `i2c_master_handle_t *handle`, `size_t *count`)  
*Returns number of bytes transferred so far.*
- `status_t I2C_MasterTransferAbort` (`I2C_Type *base`, `i2c_master_handle_t *handle`)  
*Terminates a non-blocking I2C master transmission early.*

## IRQ handler

- `void I2C_MasterTransferHandleIRQ` (`I2C_Type *base`, `i2c_master_handle_t *handle`)  
*Reusable routine to handle master interrupts.*

## 13.4.2 Data Structure Documentation

### 13.4.2.1 struct `_i2c_master_config`

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the `I2C_MasterGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

### Data Fields

- `bool enableMaster`  
*Whether to enable master mode.*
- `uint32_t baudRate_Bps`  
*Desired baud rate in bits per second.*
- `bool enableTimeout`  
*Enable internal timeout function.*

- `uint8_t timeout_Ms`  
*Event timeout and SCL low timeout value.*

### Field Documentation

- (1) `bool _i2c_master_config::enableMaster`
- (2) `uint32_t _i2c_master_config::baudRate_Bps`
- (3) `bool _i2c_master_config::enableTimeout`
- (4) `uint8_t _i2c_master_config::timeout_Ms`

### 13.4.2.2 struct \_i2c\_master\_transfer

This structure is used to pass transaction parameters to the `I2C_MasterTransferNonBlocking()` API.

### Data Fields

- `uint32_t flags`  
*Bit mask of options for the transfer.*
- `uint8_t slaveAddress`  
*The 7-bit slave address.*
- `i2c_direction_t direction`  
*Either `kI2C_Read` or `kI2C_Write`.*
- `uint32_t subaddress`  
*Sub address.*
- `size_t subaddressSize`  
*Length of sub address to send in bytes.*
- `void * data`  
*Pointer to data to transfer.*
- `size_t dataSize`  
*Number of bytes to transfer.*

### Field Documentation

- (1) `uint32_t _i2c_master_transfer::flags`

See enumeration `_i2c_master_transfer_flags` for available options. Set to 0 or `kI2C_TransferDefaultFlag` for normal transfers.

- (2) `uint8_t _i2c_master_transfer::slaveAddress`
- (3) `i2c_direction_t _i2c_master_transfer::direction`
- (4) `uint32_t _i2c_master_transfer::subaddress`

Transferred MSB first.

**(5) size\_t i2c\_master\_transfer::subaddressSize**

Maximum size is 4 bytes.

**(6) void\* i2c\_master\_transfer::data****(7) size\_t i2c\_master\_transfer::dataSize****13.4.2.3 struct i2c\_master\_handle**

Note

The contents of this structure are private and subject to change.

**Data Fields**

- uint8\_t **state**  
*Transfer state machine current state.*
- uint32\_t **transferCount**  
*Indicates progress of the transfer.*
- uint32\_t **remainingBytes**  
*Remaining byte count in current state.*
- uint8\_t \* **buf**  
*Buffer pointer for current state.*
- bool **checkAddrNack**  
*Whether to check the nack signal is detected during addressing.*
- i2c\_master\_transfer\_t **transfer**  
*Copy of the current transfer info.*
- i2c\_master\_transfer\_callback\_t **completionCallback**  
*Callback function pointer.*
- void \* **userData**  
*Application data passed to callback.*

## Field Documentation

- (1) `uint8_t _i2c_master_handle::state`
- (2) `uint32_t _i2c_master_handle::remainingBytes`
- (3) `uint8_t* _i2c_master_handle::buf`
- (4) `bool _i2c_master_handle::checkAddrNack`
- (5) `i2c_master_transfer_t _i2c_master_handle::transfer`
- (6) `i2c_master_transfer_callback_t _i2c_master_handle::completionCallback`
- (7) `void* _i2c_master_handle::userData`

## 13.4.3 Typedef Documentation

### 13.4.3.1 typedef enum `_i2c_direction` `i2c_direction_t`

### 13.4.3.2 typedef struct `_i2c_master_config` `i2c_master_config_t`

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

### 13.4.3.3 typedef void(\* `i2c_master_transfer_callback_t`)(`I2C_Type *base`, `i2c_master_handle_t *handle`, `status_t completionStatus`, `void *userData`)

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [I2C\\_MasterTransferCreateHandle\(\)](#).

Parameters

|                          |                                                                                             |
|--------------------------|---------------------------------------------------------------------------------------------|
| <i>base</i>              | The I2C peripheral base address.                                                            |
| <i>completion-Status</i> | Either <code>kStatus_Success</code> or an error code describing how the transfer completed. |
| <i>userData</i>          | Arbitrary pointer-sized value passed from the application.                                  |

## 13.4.4 Enumeration Type Documentation

### 13.4.4.1 enum `_i2c_direction`

Enumerator

*kI2C\_Write* Master transmit.  
*kI2C\_Read* Master receive.

### 13.4.4.2 enum `_i2c_master_transfer_flags`

Note

These enumerations are intended to be OR'd together to form a bit mask of options for the `_i2c_master_transfer::flags` field.

Enumerator

*kI2C\_TransferDefaultFlag* Transfer starts with a start signal, stops with a stop signal.  
*kI2C\_TransferNoStartFlag* Don't send a start condition, address, and sub address.  
*kI2C\_TransferRepeatedStartFlag* Send a repeated start condition.  
*kI2C\_TransferNoStopFlag* Don't send a stop condition.

### 13.4.4.3 enum `_i2c_transfer_states`

## 13.4.5 Function Documentation

### 13.4.5.1 void `I2C_MasterGetDefaultConfig ( i2c_master_config_t * masterConfig )`

This function provides the following default configuration for the I2C master peripheral:

```
* masterConfig->enableMaster = true;
* masterConfig->baudRate_Bps = 100000U;
* masterConfig->enableTimeout = false;
*
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with `I2C_MasterInit()`.

## Parameters

|     |                     |                                                                                                          |
|-----|---------------------|----------------------------------------------------------------------------------------------------------|
| out | <i>masterConfig</i> | User provided configuration structure for default values. Refer to <a href="#">i2c_master_config_t</a> . |
|-----|---------------------|----------------------------------------------------------------------------------------------------------|

### 13.4.5.2 void I2C\_MasterInit ( I2C\_Type \* *base*, const i2c\_master\_config\_t \* *masterConfig*, uint32\_t *srcClock\_Hz* )

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

## Parameters

|                     |                                                                                                                                          |
|---------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | The I2C peripheral base address.                                                                                                         |
| <i>masterConfig</i> | User provided peripheral configuration. Use <a href="#">I2C_MasterGetDefaultConfig()</a> to get a set of defaults that you can override. |
| <i>srcClock_Hz</i>  | Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.            |

### 13.4.5.3 void I2C\_MasterDeinit ( I2C\_Type \* *base* )

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

### 13.4.5.4 uint32\_t I2C\_GetInstance ( I2C\_Type \* *base* )

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

## Returns

I2C instance number starting from 0.

**13.4.5.5** `static void I2C_MasterReset ( I2C_Type * base ) [inline], [static]`

Restores the I2C master peripheral to reset conditions.



Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

**13.4.5.6 static void I2C\_MasterEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]**

Parameters

|               |                                                                      |
|---------------|----------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                     |
| <i>enable</i> | Pass true to enable or false to disable the specified I2C as master. |

**13.4.5.7 uint32\_t I2C\_GetStatusFlags ( I2C\_Type \* *base* )**

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See Also

[\\_i2c\\_status\\_flags](#).

**13.4.5.8 static void I2C\_ClearStatusFlags ( I2C\_Type \* *base*, uint32\_t *statusMask* ) [inline], [static]**

Refer to kI2C\_CommonAllClearStatusFlags, kI2C\_MasterAllClearStatusFlags and kI2C\_SlaveAllClearStatusFlags to see the clearable flags. Attempts to clear other flags has no effect.

## Parameters

|                   |                                                                                                                                                                                                                                                                                                                          |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | The I2C peripheral base address.                                                                                                                                                                                                                                                                                         |
| <i>statusMask</i> | A bitmask of status flags that are to be cleared. The mask is composed of the members in <code>kI2C_CommonAllClearStatusFlags</code> , <code>kI2C_MasterAllClearStatusFlags</code> and <code>kI2C_SlaveAllClearStatusFlags</code> . You may pass the result of a previous call to <a href="#">I2C_GetStatusFlags()</a> . |

## See Also

[\\_i2c\\_status\\_flags](#), [\\_i2c\\_master\\_status\\_flags](#) and [\\_i2c\\_slave\\_status\\_flags](#).

**13.4.5.9** `static void I2C_MasterClearStatusFlags ( I2C_Type * base, uint32_t statusMask ) [inline], [static]`

**Deprecated** Do not use this function. It has been superseded by [I2C\\_ClearStatusFlags](#). The following status register flags can be cleared:

- [kI2C\\_MasterArbitrationLostFlag](#)
- [kI2C\\_MasterStartStopErrorFlag](#)

Attempts to clear other flags has no effect.

## Parameters

|                   |                                                                                                                                                                                                                             |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | The I2C peripheral base address.                                                                                                                                                                                            |
| <i>statusMask</i> | A bitmask of status flags that are to be cleared. The mask is composed of <a href="#">_i2c_status_flags</a> enumerators OR'd together. You may pass the result of a previous call to <a href="#">I2C_GetStatusFlags()</a> . |

## See Also

[\\_i2c\\_status\\_flags](#).

**13.4.5.10** `static void I2C_EnableInterrupts ( I2C_Type * base, uint32_t interruptMask ) [inline], [static]`

## Parameters

|                      |                                                                                                                                                         |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | The I2C peripheral base address.                                                                                                                        |
| <i>interruptMask</i> | Bit mask of interrupts to enable. See <a href="#">_i2c_interrupt_enable</a> for the set of constants that should be OR'd together to form the bit mask. |

#### 13.4.5.11 `static void I2C_DisableInterrupts ( I2C_Type * base, uint32_t interruptMask ) [inline], [static]`

## Parameters

|                      |                                                                                                                                                          |
|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | The I2C peripheral base address.                                                                                                                         |
| <i>interruptMask</i> | Bit mask of interrupts to disable. See <a href="#">_i2c_interrupt_enable</a> for the set of constants that should be OR'd together to form the bit mask. |

#### 13.4.5.12 `static uint32_t I2C_GetEnabledInterrupts ( I2C_Type * base ) [inline], [static]`

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

## Returns

A bitmask composed of [\\_i2c\\_interrupt\\_enable](#) enumerators OR'd together to indicate the set of enabled interrupts.

#### 13.4.5.13 `void I2C_MasterSetBaudRate ( I2C_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz )`

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

## Parameters

|                     |                                             |
|---------------------|---------------------------------------------|
| <i>base</i>         | The I2C peripheral base address.            |
| <i>srcClock_Hz</i>  | I2C functional clock frequency in Hertz.    |
| <i>baudRate_Bps</i> | Requested bus frequency in bits per second. |

#### 13.4.5.14 void I2C\_MasterSetTimeoutValue ( I2C\_Type \* *base*, uint8\_t *timeout\_Ms*, uint32\_t *srcClock\_Hz* )

If the SCL signal remains low or bus does not have event longer than the timeout value, kI2C\_SclTimeout-Flag or kI2C\_EventTimeoutFlag is set. This can indicate the bus is held by slave or any fault occurs to the I2C module.

Parameters

|                    |                                          |
|--------------------|------------------------------------------|
| <i>base</i>        | The I2C peripheral base address.         |
| <i>timeout_Ms</i>  | Timeout value in millisecond.            |
| <i>srcClock_Hz</i> | I2C functional clock frequency in Hertz. |

#### 13.4.5.15 static bool I2C\_MasterGetBusIdleState ( I2C\_Type \* *base* ) [inline], [static]

Requires the master mode to be enabled.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

Return values

|              |              |
|--------------|--------------|
| <i>true</i>  | Bus is busy. |
| <i>false</i> | Bus is idle. |

#### 13.4.5.16 status\_t I2C\_MasterStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* )

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

## Parameters

|                  |                                               |
|------------------|-----------------------------------------------|
| <i>base</i>      | I2C peripheral base pointer                   |
| <i>address</i>   | 7-bit slave device address.                   |
| <i>direction</i> | Master transfer directions(transmit/receive). |

## Return values

|                         |                                     |
|-------------------------|-------------------------------------|
| <i>kStatus_Success</i>  | Successfully send the start signal. |
| <i>kStatus_I2C_Busy</i> | Current bus is busy.                |

**13.4.5.17 status\_t I2C\_MasterStop ( I2C\_Type \* *base* )**

## Return values

|                            |                                    |
|----------------------------|------------------------------------|
| <i>kStatus_Success</i>     | Successfully send the stop signal. |
| <i>kStatus_I2C_Timeout</i> | Send stop signal failed, timeout.  |

**13.4.5.18 static status\_t I2C\_MasterRepeatedStart ( I2C\_Type \* *base*, uint8\_t *address*, i2c\_direction\_t *direction* ) [inline], [static]**

## Parameters

|                  |                                               |
|------------------|-----------------------------------------------|
| <i>base</i>      | I2C peripheral base pointer                   |
| <i>address</i>   | 7-bit slave device address.                   |
| <i>direction</i> | Master transfer directions(transmit/receive). |

## Return values

|                         |                                                             |
|-------------------------|-------------------------------------------------------------|
| <i>kStatus_Success</i>  | Successfully send the start signal.                         |
| <i>kStatus_I2C_Busy</i> | Current bus is busy but not occupied by current I2C master. |

**13.4.5.19 status\_t I2C\_MasterWriteBlocking ( I2C\_Type \* *base*, const void \* *txBuff*, size\_t *txSize*, uint32\_t *flags* )**

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus\\_I2C\\_Nak](#).

## Parameters

|               |                                                                                                                                     |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                                                                                    |
| <i>txBuff</i> | The pointer to the data to be transferred.                                                                                          |
| <i>txSize</i> | The length in bytes of the data to be transferred.                                                                                  |
| <i>flags</i>  | Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag |

## Return values

|                                     |                                                    |
|-------------------------------------|----------------------------------------------------|
| <i>kStatus_Success</i>              | Data was sent successfully.                        |
| <i>kStatus_I2C_Busy</i>             | Another master is currently utilizing the bus.     |
| <i>kStatus_I2C_Nak</i>              | The slave device sent a NAK in response to a byte. |
| <i>kStatus_I2C_Arbitration-Lost</i> | Arbitration lost error.                            |

#### 13.4.5.20 `status_t I2C_MasterReadBlocking ( I2C_Type * base, void * rxBuff, size_t rxSize, uint32_t flags )`

## Parameters

|               |                                                                                                                                     |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                                                                                    |
| <i>rxBuff</i> | The pointer to the data to be transferred.                                                                                          |
| <i>rxSize</i> | The length in bytes of the data to be transferred.                                                                                  |
| <i>flags</i>  | Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag |

## Return values

|                                     |                                                    |
|-------------------------------------|----------------------------------------------------|
| <i>kStatus_Success</i>              | Data was received successfully.                    |
| <i>kStatus_I2C_Busy</i>             | Another master is currently utilizing the bus.     |
| <i>kStatus_I2C_Nak</i>              | The slave device sent a NAK in response to a byte. |
| <i>kStatus_I2C_Arbitration-Lost</i> | Arbitration lost error.                            |

#### 13.4.5.21 `status_t I2C_MasterTransferBlocking ( I2C_Type * base, i2c_master_transfer_t * xfer )`

## Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

## Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | I2C peripheral base address.       |
| <i>xfer</i> | Pointer to the transfer structure. |

## Return values

|                                     |                                                |
|-------------------------------------|------------------------------------------------|
| <i>kStatus_Success</i>              | Successfully complete the data transmission.   |
| <i>kStatus_I2C_Busy</i>             | Previous transmission still not finished.      |
| <i>kStatus_I2C_Timeout</i>          | Transfer error, wait signal timeout.           |
| <i>kStatus_I2C_Arbitration-Lost</i> | Transfer error, arbitration lost.              |
| <i>kStataus_I2C_Nak</i>             | Transfer error, receive NAK during transfer.   |
| <i>kStataus_I2C_Addr_Nak</i>        | Transfer error, receive NAK during addressing. |

#### 13.4.5.22 void I2C\_MasterTransferCreateHandle ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_callback\_t *callback*, void \* *userData* )

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_MasterTransferAbort\(\)](#) API shall be called.

## Parameters

|     |                 |                                                              |
|-----|-----------------|--------------------------------------------------------------|
|     | <i>base</i>     | The I2C peripheral base address.                             |
| out | <i>handle</i>   | Pointer to the I2C master driver handle.                     |
|     | <i>callback</i> | User provided pointer to the asynchronous callback function. |
|     | <i>userData</i> | User provided pointer to the application callback data.      |

#### 13.4.5.23 status\_t I2C\_MasterTransferNonBlocking ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle*, i2c\_master\_transfer\_t \* *xfer* )

## Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |
| <i>xfer</i>   | The pointer to the transfer descriptor.  |

## Return values

|                         |                                                                                                             |
|-------------------------|-------------------------------------------------------------------------------------------------------------|
| <i>kStatus_Success</i>  | The transaction was started successfully.                                                                   |
| <i>kStatus_I2C_Busy</i> | Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress. |

#### 13.4.5.24 `status_t I2C_MasterTransferGetCount ( I2C_Type * base, i2c_master_handle_t * handle, size_t * count )`

## Parameters

|     |               |                                                                     |
|-----|---------------|---------------------------------------------------------------------|
|     | <i>base</i>   | The I2C peripheral base address.                                    |
|     | <i>handle</i> | Pointer to the I2C master driver handle.                            |
| out | <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction. |

## Return values

|                         |  |
|-------------------------|--|
| <i>kStatus_Success</i>  |  |
| <i>kStatus_I2C_Busy</i> |  |

#### 13.4.5.25 `status_t I2C_MasterTransferAbort ( I2C_Type * base, i2c_master_handle_t * handle )`

## Note

It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

## Parameters



|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |

Return values

|                            |                                         |
|----------------------------|-----------------------------------------|
| <i>kStatus_Success</i>     | A transaction was successfully aborted. |
| <i>kStatus_I2C_Timeout</i> | Timeout during polling for flags.       |

#### 13.4.5.26 void I2C\_MasterTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_master\_handle\_t \* *handle* )

Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

|               |                                          |
|---------------|------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.         |
| <i>handle</i> | Pointer to the I2C master driver handle. |

## 13.5 I2C Slave Driver

### 13.5.1 Overview

#### Data Structures

- struct [\\_i2c\\_slave\\_address](#)  
*Data structure with 7-bit Slave address and Slave address disable. [More...](#)*
- struct [\\_i2c\\_slave\\_config](#)  
*Structure with settings to initialize the I2C slave module. [More...](#)*
- struct [\\_i2c\\_slave\\_transfer](#)  
*I2C slave transfer structure. [More...](#)*
- struct [\\_i2c\\_slave\\_handle](#)  
*I2C slave handle structure. [More...](#)*

#### Typedefs

- typedef enum  
[\\_i2c\\_slave\\_address\\_register](#) [i2c\\_slave\\_address\\_register\\_t](#)  
*I2C slave address register.*
- typedef struct [\\_i2c\\_slave\\_address](#) [i2c\\_slave\\_address\\_t](#)  
*Data structure with 7-bit Slave address and Slave address disable.*
- typedef enum  
[\\_i2c\\_slave\\_address\\_qual\\_mode](#) [i2c\\_slave\\_address\\_qual\\_mode\\_t](#)  
*I2C slave address match options.*
- typedef enum [\\_i2c\\_slave\\_bus\\_speed](#) [i2c\\_slave\\_bus\\_speed\\_t](#)  
*I2C slave bus speed options.*
- typedef struct [\\_i2c\\_slave\\_config](#) [i2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the I2C slave module.*
- typedef enum  
[\\_i2c\\_slave\\_transfer\\_event](#) [i2c\\_slave\\_transfer\\_event\\_t](#)  
*Set of events sent to the callback for non blocking slave transfers.*
- typedef struct [\\_i2c\\_slave\\_handle](#) [i2c\\_slave\\_handle\\_t](#)  
*I2C slave handle typedef.*
- typedef struct [\\_i2c\\_slave\\_transfer](#) [i2c\\_slave\\_transfer\\_t](#)  
*I2C slave transfer structure.*
- typedef void(\* [i2c\\_slave\\_transfer\\_callback\\_t](#) )(I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*userData)  
*Slave event callback function pointer type.*
- typedef enum [\\_i2c\\_slave\\_fsm](#) [i2c\\_slave\\_fsm\\_t](#)  
*I2C slave software finite state machine states.*
- typedef void(\* [flexcomm\\_i2c\\_master\\_irq\\_handler\\_t](#) )(I2C\_Type \*base, [i2c\\_master\\_handle\\_t](#) \*handle)  
*Typedef for master interrupt handler.*
- typedef void(\* [flexcomm\\_i2c\\_slave\\_irq\\_handler\\_t](#) )(I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Typedef for slave interrupt handler.*

## Enumerations

- enum `i2c_slave_address_register` {  
`kI2C_SlaveAddressRegister0` = 0U,  
`kI2C_SlaveAddressRegister1` = 1U,  
`kI2C_SlaveAddressRegister2` = 2U,  
`kI2C_SlaveAddressRegister3` = 3U }  
*I2C slave address register.*
- enum `i2c_slave_address_qual_mode` {  
`kI2C_QualModeMask` = 0U,  
`kI2C_QualModeExtend` }  
*I2C slave address match options.*
- enum `i2c_slave_bus_speed`  
*I2C slave bus speed options.*
- enum `i2c_slave_transfer_event` {  
`kI2C_SlaveAddressMatchEvent` = 0x01U,  
`kI2C_SlaveTransmitEvent` = 0x02U,  
`kI2C_SlaveReceiveEvent` = 0x04U,  
`kI2C_SlaveCompletionEvent` = 0x20U,  
`kI2C_SlaveDeselectedEvent`,  
`kI2C_SlaveAllEvents` }  
*Set of events sent to the callback for non blocking slave transfers.*
- enum `i2c_slave_fsm`  
*I2C slave software finite state machine states.*

## Slave initialization and deinitialization

- void `I2C_SlaveGetDefaultConfig` (`i2c_slave_config_t` \*slaveConfig)  
*Provides a default configuration for the I2C slave peripheral.*
- `status_t I2C_SlaveInit` (`I2C_Type` \*base, const `i2c_slave_config_t` \*slaveConfig, `uint32_t` srcClock\_Hz)  
*Initializes the I2C slave peripheral.*
- void `I2C_SlaveSetAddress` (`I2C_Type` \*base, `i2c_slave_address_register_t` addressRegister, `uint8_t` address, bool addressDisable)  
*Configures Slave Address n register.*
- void `I2C_SlaveDeinit` (`I2C_Type` \*base)  
*Deinitializes the I2C slave peripheral.*
- static void `I2C_SlaveEnable` (`I2C_Type` \*base, bool enable)  
*Enables or disables the I2C module as slave.*

## Slave status

- static void `I2C_SlaveClearStatusFlags` (`I2C_Type` \*base, `uint32_t` statusMask)  
*Clears the I2C status flag state.*

## Slave bus operations

- [status\\_t I2C\\_SlaveWriteBlocking](#) (I2C\_Type \*base, const uint8\_t \*txBuff, size\_t txSize)  
*Performs a polling send transfer on the I2C bus.*
- [status\\_t I2C\\_SlaveReadBlocking](#) (I2C\_Type \*base, uint8\_t \*rxBuff, size\_t rxSize)  
*Performs a polling receive transfer on the I2C bus.*

## Slave non-blocking

- void [I2C\\_SlaveTransferCreateHandle](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, [i2c\\_slave\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Creates a new handle for the I2C slave non-blocking APIs.*
- [status\\_t I2C\\_SlaveTransferNonBlocking](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, uint32\_t eventMask)  
*Starts accepting slave transfers.*
- [status\\_t I2C\\_SlaveSetSendBuffer](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, const void \*txData, size\_t txSize, uint32\_t eventMask)  
*Starts accepting master read from slave requests.*
- [status\\_t I2C\\_SlaveSetReceiveBuffer](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer, void \*rxData, size\_t rxSize, uint32\_t eventMask)  
*Starts accepting master write to slave requests.*
- static uint32\_t [I2C\\_SlaveGetReceivedAddress](#) (I2C\_Type \*base, volatile [i2c\\_slave\\_transfer\\_t](#) \*transfer)  
*Returns the slave address sent by the I2C master.*
- void [I2C\\_SlaveTransferAbort](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Aborts the slave non-blocking transfers.*
- [status\\_t I2C\\_SlaveTransferGetCount](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle, size\_t \*count)  
*Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.*

## Slave IRQ handler

- void [I2C\\_SlaveTransferHandleIRQ](#) (I2C\_Type \*base, [i2c\\_slave\\_handle\\_t](#) \*handle)  
*Reusable routine to handle slave interrupts.*

## 13.5.2 Data Structure Documentation

### 13.5.2.1 struct [\\_i2c\\_slave\\_address](#)

#### Data Fields

- uint8\_t [address](#)  
*7-bit Slave address SLVADR.*
- bool [addressDisable](#)  
*Slave address disable SADISABLE.*

## Field Documentation

(1) `uint8_t i2c_slave_address::address`

(2) `bool i2c_slave_address::addressDisable`

### 13.5.2.2 struct `i2c_slave_config`

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the `I2C_SlaveGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

## Data Fields

- `i2c_slave_address_t address0`  
*Slave's 7-bit address and disable.*
- `i2c_slave_address_t address1`  
*Alternate slave 7-bit address and disable.*
- `i2c_slave_address_t address2`  
*Alternate slave 7-bit address and disable.*
- `i2c_slave_address_t address3`  
*Alternate slave 7-bit address and disable.*
- `i2c_slave_address_qual_mode_t qualMode`  
*Qualify mode for slave address 0.*
- `uint8_t qualAddress`  
*Slave address qualifier for address 0.*
- `i2c_slave_bus_speed_t busSpeed`  
*Slave bus speed mode.*
- `bool enableSlave`  
*Enable slave mode.*

## Field Documentation

- (1) `i2c_slave_address_t i2c_slave_config::address0`
- (2) `i2c_slave_address_t i2c_slave_config::address1`
- (3) `i2c_slave_address_t i2c_slave_config::address2`
- (4) `i2c_slave_address_t i2c_slave_config::address3`
- (5) `i2c_slave_address_qual_mode_t i2c_slave_config::qualMode`
- (6) `uint8_t i2c_slave_config::qualAddress`
- (7) `i2c_slave_bus_speed_t i2c_slave_config::busSpeed`

If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The `busSpeed` value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the `busSpeed` mode is unknown at compile time, use the longest data setup time `kI2C_SlaveStandardMode` (250 ns)

- (8) `bool i2c_slave_config::enableSlave`

### 13.5.2.3 struct i2c\_slave\_transfer

#### Data Fields

- `i2c_slave_handle_t * handle`  
*Pointer to handle that contains this transfer.*
- `i2c_slave_transfer_event_t event`  
*Reason the callback is being invoked.*
- `uint8_t receivedAddress`  
*Matching address send by master.*
- `uint32_t eventMask`  
*Mask of enabled events.*
- `uint8_t * rxData`  
*Transfer buffer for receive data.*
- `const uint8_t * txData`  
*Transfer buffer for transmit data.*
- `size_t txSize`  
*Transfer size.*
- `size_t rxSize`  
*Transfer size.*
- `size_t transferredCount`  
*Number of bytes transferred during this transfer.*
- `status_t completionStatus`  
*Success or error code describing how the transfer completed.*

**Field Documentation**

- (1) `i2c_slave_handle_t* _i2c_slave_transfer::handle`
- (2) `i2c_slave_transfer_event_t _i2c_slave_transfer::event`
- (3) `uint8_t _i2c_slave_transfer::receivedAddress`  
7-bits plus R/nW bit0
- (4) `uint32_t _i2c_slave_transfer::eventMask`
- (5) `size_t _i2c_slave_transfer::transferredCount`
- (6) `status_t _i2c_slave_transfer::completionStatus`

Only applies for [kI2C\\_SlaveCompletionEvent](#).

**13.5.2.4 struct \_i2c\_slave\_handle**

Note

The contents of this structure are private and subject to change.

**Data Fields**

- volatile `i2c_slave_transfer_t transfer`  
*I2C slave transfer.*
- volatile bool `isBusy`  
*Whether transfer is busy.*
- volatile `i2c_slave_fsm_t slaveFsm`  
*slave transfer state machine.*
- `i2c_slave_transfer_callback_t callback`  
*Callback function called at transfer event.*
- void \* `userData`  
*Callback parameter passed to callback.*

## Field Documentation

- (1) `volatile i2c_slave_transfer_t i2c_slave_handle::transfer`
- (2) `volatile bool i2c_slave_handle::isBusy`
- (3) `volatile i2c_slave_fsm_t i2c_slave_handle::slaveFsm`
- (4) `i2c_slave_transfer_callback_t i2c_slave_handle::callback`
- (5) `void* i2c_slave_handle::userData`

## 13.5.3 Typedef Documentation

**13.5.3.1** `typedef enum i2c_slave_address_register i2c_slave_address_register_t`

**13.5.3.2** `typedef struct i2c_slave_address i2c_slave_address_t`

**13.5.3.3** `typedef enum i2c_slave_address_qual_mode i2c_slave_address_qual_mode_t`

**13.5.3.4** `typedef enum i2c_slave_bus_speed i2c_slave_bus_speed_t`

**13.5.3.5** `typedef struct i2c_slave_config i2c_slave_config_t`

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the [I2C\\_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

**13.5.3.6** `typedef enum i2c_slave_transfer_event i2c_slave_transfer_event_t`

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C\\_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.



## Note

These enumerations are meant to be OR'd together to form a bit mask of events.

**13.5.3.7 typedef struct \_i2c\_slave\_handle i2c\_slave\_handle\_t**

**13.5.3.8 typedef void(\* i2c\_slave\_transfer\_callback\_t)(I2C\_Type \*base, volatile i2c\_slave\_transfer\_t \*transfer, void \*userData)**

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C\_SlaveSetCallback() function after you have created a handle.

## Parameters

|                 |                                                                                      |
|-----------------|--------------------------------------------------------------------------------------|
| <i>base</i>     | Base address for the I2C instance on which the event occurred.                       |
| <i>transfer</i> | Pointer to transfer descriptor containing values passed to and/or from the callback. |
| <i>userData</i> | Arbitrary pointer-sized value passed from the application.                           |

**13.5.3.9** `typedef void(* flexcomm_i2c_master_irq_handler_t)(I2C_Type *base, i2c_master_handle_t *handle)`

**13.5.3.10** `typedef void(* flexcomm_i2c_slave_irq_handler_t)(I2C_Type *base, i2c_slave_handle_t *handle)`

## 13.5.4 Enumeration Type Documentation

### 13.5.4.1 `enum_i2c_slave_address_register`

#### Enumerator

***kI2C\_SlaveAddressRegister0*** Slave Address 0 register.

***kI2C\_SlaveAddressRegister1*** Slave Address 1 register.

***kI2C\_SlaveAddressRegister2*** Slave Address 2 register.

***kI2C\_SlaveAddressRegister3*** Slave Address 3 register.

### 13.5.4.2 `enum_i2c_slave_address_qual_mode`

#### Enumerator

***kI2C\_QualModeMask*** The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

***kI2C\_QualModeExtend*** The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

### 13.5.4.3 `enum_i2c_slave_bus_speed`

### 13.5.4.4 `enum_i2c_slave_transfer_event`

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C\\_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

## Note

These enumerations are meant to be OR'd together to form a bit mask of events.

## Enumerator

***kI2C\_SlaveAddressMatchEvent*** Received the slave address after a start or repeated start.

***kI2C\_SlaveTransmitEvent*** Callback is requested to provide data to transmit (slave-transmitter role).

***kI2C\_SlaveReceiveEvent*** Callback is requested to provide a buffer in which to place received data (slave-receiver role).

***kI2C\_SlaveCompletionEvent*** All data in the active transfer have been consumed.

***kI2C\_SlaveDeselectedEvent*** The slave function has become deselected (SLVSEL flag changing from 1 to 0).

***kI2C\_SlaveAllEvents*** Bit mask of all available events.

## 13.5.5 Function Documentation

### 13.5.5.1 void I2C\_SlaveGetDefaultConfig ( i2c\_slave\_config\_t \* slaveConfig )

This function provides the following default configuration for the I2C slave peripheral:

```
* slaveConfig->enableSlave = true;
* slaveConfig->address0.disable = false;
* slaveConfig->address0.address = 0u;
* slaveConfig->address1.disable = true;
* slaveConfig->address2.disable = true;
* slaveConfig->address3.disable = true;
* slaveConfig->busSpeed = kI2C_SlaveStandardMode;
*
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [I2C\\_SlaveInit\(\)](#). Be sure to override at least the *address0.address* member of the configuration structure with the desired slave address.

## Parameters

|     |                    |                                                                                                                    |
|-----|--------------------|--------------------------------------------------------------------------------------------------------------------|
| out | <i>slaveConfig</i> | User provided configuration structure that is set to default values. Refer to <a href="#">i2c_slave_config_t</a> . |
|-----|--------------------|--------------------------------------------------------------------------------------------------------------------|

### 13.5.5.2 status\_t I2C\_SlaveInit ( I2C\_Type \* base, const i2c\_slave\_config\_t \* slaveConfig, uint32\_t srcClock\_Hz )

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

## Parameters

|                    |                                                                                                                                                             |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>        | The I2C peripheral base address.                                                                                                                            |
| <i>slaveConfig</i> | User provided peripheral configuration. Use <a href="#">I2C_SlaveGetDefaultConfig()</a> to get a set of defaults that you can override.                     |
| <i>srcClock_Hz</i> | Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock. |

### 13.5.5.3 void I2C\_SlaveSetAddress ( I2C\_Type \* *base*, i2c\_slave\_address\_register\_t *addressRegister*, uint8\_t *address*, bool *addressDisable* )

This function writes new value to Slave Address register.

## Parameters

|                         |                                                                                                      |
|-------------------------|------------------------------------------------------------------------------------------------------|
| <i>base</i>             | The I2C peripheral base address.                                                                     |
| <i>address-Register</i> | The module supports multiple address registers. The parameter determines which one shall be changed. |
| <i>address</i>          | The slave address to be stored to the address register for matching.                                 |
| <i>addressDisable</i>   | Disable matching of the specified address register.                                                  |

### 13.5.5.4 void I2C\_SlaveDeinit ( I2C\_Type \* *base* )

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | The I2C peripheral base address. |
|-------------|----------------------------------|

### 13.5.5.5 static void I2C\_SlaveEnable ( I2C\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | The I2C peripheral base address.    |
| <i>enable</i> | True to enable or false to disable. |

### 13.5.5.6 `static void I2C_SlaveClearStatusFlags ( I2C_Type * base, uint32_t statusMask )` `[inline], [static]`

The following status register flags can be cleared:

- slave deselected flag

Attempts to clear other flags has no effect.

Parameters

|                   |                                                                                                                                                                                                                           |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>       | The I2C peripheral base address.                                                                                                                                                                                          |
| <i>statusMask</i> | A bitmask of status flags that are to be cleared. The mask is composed of <code>_i2c_slave_flags</code> enumerators OR'd together. You may pass the result of a previous call to <code>I2C_SlaveGetStatusFlags()</code> . |

See Also

`_i2c_slave_flags`.

### 13.5.5.7 `status_t I2C_SlaveWriteBlocking ( I2C_Type * base, const uint8_t * txBuff, size_t txSize )`

The function executes blocking address phase and blocking data phase.

Parameters

|               |                                                    |
|---------------|----------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                   |
| <i>txBuff</i> | The pointer to the data to be transferred.         |
| <i>txSize</i> | The length in bytes of the data to be transferred. |

Returns

`kStatus_Success` Data has been sent.

`kStatus_Fail` Unexpected slave state (master data write while master read from slave is expected).

### 13.5.5.8 `status_t I2C_SlaveReadBlocking ( I2C_Type * base, uint8_t * rxBuff, size_t rxSize )`

The function executes blocking address phase and blocking data phase.

## Parameters

|               |                                                    |
|---------------|----------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                   |
| <i>rxBuff</i> | The pointer to the data to be transferred.         |
| <i>rxSize</i> | The length in bytes of the data to be transferred. |

## Returns

kStatus\_Success Data has been received.

kStatus\_Fail Unexpected slave state (master data read while master write to slave is expected).

### 13.5.5.9 void I2C\_SlaveTransferCreateHandle ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, i2c\_slave\_transfer\_callback\_t *callback*, void \* *userData* )

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C\\_SlaveTransferAbort\(\)](#) API shall be called.

## Parameters

|     |                 |                                                              |
|-----|-----------------|--------------------------------------------------------------|
|     | <i>base</i>     | The I2C peripheral base address.                             |
| out | <i>handle</i>   | Pointer to the I2C slave driver handle.                      |
|     | <i>callback</i> | User provided pointer to the asynchronous callback function. |
|     | <i>userData</i> | User provided pointer to the application callback data.      |

### 13.5.5.10 status\_t I2C\_SlaveTransferNonBlocking ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, uint32\_t *eventMask* )

Call this API after calling [I2C\\_SlaveInit\(\)](#) and [I2C\\_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [I2C\\_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes [kI2C\\_SlaveTransmitEvent](#) callback. If no slave Rx transfer is busy, a master write to slave request invokes [kI2C\\_SlaveReceiveEvent](#) callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

## Parameters

|                  |                                                                                                                                                                                                                                                                                              |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                             |
| <i>handle</i>    | Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state.                                                                                                                                                                                                        |
| <i>eventMask</i> | Bit mask formed by OR'ing together <code>i2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kI2C_SlaveAllEvents</code> to enable all events. |

## Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

### 13.5.5.11 `status_t I2C_SlaveSetSendBuffer ( I2C_Type * base, volatile i2c_slave_transfer_t * transfer, const void * txData, size_t txSize, uint32_t eventMask )`

The function can be called in response to `kI2C_SlaveTransmitEvent` callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of `i2c_slave_transfer_event_t` enumerators for the events you wish to receive. The `kI2C_SlaveTransmitEvent` and `kI2C_SlaveReceiveEvent` events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the `kI2C_SlaveAllEvents` constant is provided as a convenient way to enable all events.

## Parameters

|                  |                                                                                                                                                                                                                                                                                              |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                             |
| <i>transfer</i>  | Pointer to <code>i2c_slave_transfer_t</code> structure.                                                                                                                                                                                                                                      |
| <i>txData</i>    | Pointer to data to send to master.                                                                                                                                                                                                                                                           |
| <i>txSize</i>    | Size of <code>txData</code> in bytes.                                                                                                                                                                                                                                                        |
| <i>eventMask</i> | Bit mask formed by OR'ing together <code>i2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kI2C_SlaveAllEvents</code> to enable all events. |

Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

**13.5.5.12** `status_t I2C_SlaveSetReceiveBuffer ( I2C_Type * base, volatile i2c_slave_transfer_t * transfer, void * rxData, size_t rxSize, uint32_t eventMask )`

The function can be called in response to [kI2C\\_SlaveReceiveEvent](#) callback to start a new slave Rx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c\\_slave\\_transfer\\_event\\_t](#) enumerators for the events you wish to receive. The [kI2C\\_SlaveTransmitEvent](#) and [kI2C\\_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C\\_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

|                  |                                                                                                                                                                                                                                                                                                    |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | The I2C peripheral base address.                                                                                                                                                                                                                                                                   |
| <i>transfer</i>  | Pointer to <a href="#">i2c_slave_transfer_t</a> structure.                                                                                                                                                                                                                                         |
| <i>rxData</i>    | Pointer to data to store data from master.                                                                                                                                                                                                                                                         |
| <i>rxSize</i>    | Size of <i>rxData</i> in bytes.                                                                                                                                                                                                                                                                    |
| <i>eventMask</i> | Bit mask formed by OR'ing together <a href="#">i2c_slave_transfer_event_t</a> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <a href="#">kI2C_SlaveAllEvents</a> to enable all events. |

Return values

|                         |                                                           |
|-------------------------|-----------------------------------------------------------|
| <i>kStatus_Success</i>  | Slave transfers were successfully started.                |
| <i>kStatus_I2C_Busy</i> | Slave transfers have already been started on this handle. |

**13.5.5.13** `static uint32_t I2C_SlaveGetReceivedAddress ( I2C_Type * base, volatile i2c_slave_transfer_t * transfer ) [inline], [static]`

This function should only be called from the address match event callback [kI2C\\_SlaveAddressMatch-Event](#).



## Parameters

|                 |                                  |
|-----------------|----------------------------------|
| <i>base</i>     | The I2C peripheral base address. |
| <i>transfer</i> | The I2C slave transfer.          |

## Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

### 13.5.5.14 void I2C\_SlaveTransferAbort ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )

## Note

This API could be called at any time to stop slave for handling the bus events.

## Parameters

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                         |
| <i>handle</i> | Pointer to i2c_slave_handle_t structure which stores the transfer state. |

## Return values

|                         |  |
|-------------------------|--|
| <i>kStatus_Success</i>  |  |
| <i>kStatus_I2C_Idle</i> |  |

### 13.5.5.15 status\_t I2C\_SlaveTransferGetCount ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle*, size\_t \* *count* )

## Parameters

|               |                                                                     |
|---------------|---------------------------------------------------------------------|
| <i>base</i>   | I2C base pointer.                                                   |
| <i>handle</i> | pointer to i2c_slave_handle_t structure.                            |
| <i>count</i>  | Number of bytes transferred so far by the non-blocking transaction. |

Return values

|                                |                                |
|--------------------------------|--------------------------------|
| <i>kStatus_InvalidArgument</i> | count is Invalid.              |
| <i>kStatus_Success</i>         | Successfully return the count. |

#### 13.5.5.16 void I2C\_SlaveTransferHandleIRQ ( I2C\_Type \* *base*, i2c\_slave\_handle\_t \* *handle* )

Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>base</i>   | The I2C peripheral base address.                                         |
| <i>handle</i> | Pointer to i2c_slave_handle_t structure which stores the transfer state. |

## 13.6 I2C DMA Driver

### 13.6.1 Overview

#### Data Structures

- struct [\\_i2c\\_master\\_dma\\_handle](#)  
*I2C master dma transfer structure. [More...](#)*

#### Macros

- #define [I2C\\_MAX\\_DMA\\_TRANSFER\\_COUNT](#) 1024  
*Maximum length of single DMA transfer (determined by capability of the DMA engine)*

#### Typedefs

- typedef struct  
[\\_i2c\\_master\\_dma\\_handle](#) [i2c\\_master\\_dma\\_handle\\_t](#)  
*I2C master dma handle typedef.*
- typedef void(\* [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#))(I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle, [status\\_t](#) status, void \*userData)  
*I2C master dma transfer callback typedef.*
- typedef void(\* [flexcomm\\_i2c\\_dma\\_master\\_irq\\_handler\\_t](#))(I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle)  
*Typedef for master dma handler.*

#### Driver version

- #define [FSL\\_I2C\\_DMA\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 3, 1))  
*I2C DMA driver version.*

#### I2C Block DMA Transfer Operation

- void [I2C\\_MasterTransferCreateHandleDMA](#) (I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle, [i2c\\_master\\_dma\\_transfer\\_callback\\_t](#) callback, void \*userData, [dma\\_handle\\_t](#) \*dmaHandle)  
*Init the I2C handle which is used in transactional functions.*
- [status\\_t](#) [I2C\\_MasterTransferDMA](#) (I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle, [i2c\\_master\\_transfer\\_t](#) \*xfer)  
*Performs a master dma non-blocking transfer on the I2C bus.*
- [status\\_t](#) [I2C\\_MasterTransferGetCountDMA](#) (I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle, [size\\_t](#) \*count)  
*Get master transfer status during a dma non-blocking transfer.*
- void [I2C\\_MasterTransferAbortDMA](#) (I2C\_Type \*base, [i2c\\_master\\_dma\\_handle\\_t](#) \*handle)  
*Abort a master dma non-blocking transfer in a early time.*

## 13.6.2 Data Structure Documentation

### 13.6.2.1 struct `_i2c_master_dma_handle`

#### Data Fields

- `uint8_t state`  
*Transfer state machine current state.*
- `uint32_t transferCount`  
*Indicates progress of the transfer.*
- `uint32_t remainingBytesDMA`  
*Remaining byte count to be transferred using DMA.*
- `uint8_t * buf`  
*Buffer pointer for current state.*
- `bool checkAddrNack`  
*Whether to check the nack signal is detected during addressing.*
- `dma_handle_t * dmaHandle`  
*The DMA handler used.*
- `i2c_master_transfer_t transfer`  
*Copy of the current transfer info.*
- `i2c_master_dma_transfer_callback_t completionCallback`  
*Callback function called after dma transfer finished.*
- `void * userData`  
*Callback parameter passed to callback function.*

## Field Documentation

- (1) `uint8_t _i2c_master_dma_handle::state`
- (2) `uint32_t _i2c_master_dma_handle::remainingBytesDMA`
- (3) `uint8_t* _i2c_master_dma_handle::buf`
- (4) `bool _i2c_master_dma_handle::checkAddrNack`
- (5) `dma_handle_t* _i2c_master_dma_handle::dmaHandle`
- (6) `i2c_master_transfer_t _i2c_master_dma_handle::transfer`
- (7) `i2c_master_dma_transfer_callback_t _i2c_master_dma_handle::completionCallback`
- (8) `void* _i2c_master_dma_handle::userData`

## 13.6.3 Macro Definition Documentation

13.6.3.1 `#define FSL_I2C_DMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))`

## 13.6.4 Typedef Documentation

13.6.4.1 `typedef struct _i2c_master_dma_handle i2c_master_dma_handle_t`

13.6.4.2 `typedef void(* i2c_master_dma_transfer_callback_t)(I2C_Type *base, i2c_master_dma_handle_t *handle, status_t status, void *userData)`

13.6.4.3 `typedef void(* flexcomm_i2c_dma_master_irq_handler_t)(I2C_Type *base, i2c_master_dma_handle_t *handle)`

## 13.6.5 Function Documentation

13.6.5.1 `void I2C_MasterTransferCreateHandleDMA ( I2C_Type * base, i2c_master_dma_handle_t * handle, i2c_master_dma_transfer_callback_t callback, void * userData, dma_handle_t * dmaHandle )`

## Parameters

|                  |                                                           |
|------------------|-----------------------------------------------------------|
| <i>base</i>      | I2C peripheral base address                               |
| <i>handle</i>    | pointer to <code>i2c_master_dma_handle_t</code> structure |
| <i>callback</i>  | pointer to user callback function                         |
| <i>userData</i>  | user param passed to the callback function                |
| <i>dmaHandle</i> | DMA handle pointer                                        |

### 13.6.5.2 `status_t I2C_MasterTransferDMA ( I2C_Type * base, i2c_master_dma_handle_t * handle, i2c_master_transfer_t * xfer )`

## Parameters

|               |                                                                     |
|---------------|---------------------------------------------------------------------|
| <i>base</i>   | I2C peripheral base address                                         |
| <i>handle</i> | pointer to <code>i2c_master_dma_handle_t</code> structure           |
| <i>xfer</i>   | pointer to transfer structure of <code>i2c_master_transfer_t</code> |

## Return values

|                                     |                                              |
|-------------------------------------|----------------------------------------------|
| <i>kStatus_Success</i>              | Successfully complete the data transmission. |
| <i>kStatus_I2C_Busy</i>             | Previous transmission still not finished.    |
| <i>kStatus_I2C_Timeout</i>          | Transfer error, wait signal timeout.         |
| <i>kStatus_I2C_Arbitration-Lost</i> | Transfer error, arbitration lost.            |
| <i>kStataus_I2C_Nak</i>             | Transfer error, receive Nak during transfer. |

### 13.6.5.3 `status_t I2C_MasterTransferGetCountDMA ( I2C_Type * base, i2c_master_dma_handle_t * handle, size_t * count )`

## Parameters

|               |                                                           |
|---------------|-----------------------------------------------------------|
| <i>base</i>   | I2C peripheral base address                               |
| <i>handle</i> | pointer to <code>i2c_master_dma_handle_t</code> structure |

|              |                                                                     |
|--------------|---------------------------------------------------------------------|
| <i>count</i> | Number of bytes transferred so far by the non-blocking transaction. |
|--------------|---------------------------------------------------------------------|

**13.6.5.4** void I2C\_MasterTransferAbortDMA ( I2C\_Type \* *base*, i2c\_master\_dma\_handle\_t \* *handle* )

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | I2C peripheral base address                  |
| <i>handle</i> | pointer to i2c_master_dma_handle_t structure |

## 13.7 I2C CMSIS Driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

### 13.7.1 I2C CMSIS Driver

#### 13.7.1.1 Master Operation in interrupt transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
 if (event == ARM_I2C_EVENT_TRANSFER_DONE)
 {
 g_MasterCompletionFlag = true;
 }
}
/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transmit*/
EXAMPLE_I2C_MASTER.MasterTransmit(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;
```

#### 13.7.1.2 Master Operation in DMA transactional method

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
 /* Transfer done */
 if (event == ARM_I2C_EVENT_TRANSFER_DONE)
 {
 g_MasterCompletionFlag = true;
 }
}

/* Init DMA*/
DMA_Init(EXAMPLE_DMA);
```



```

/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transfer*/
EXAMPLE_I2C_MASTER.MasterReceive(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

### 13.7.1.3 Slave Operation in interrupt transactional method

```

void I2C_SlaveSignalEvent_t(uint32_t event)
{
 /* Transfer done */
 if (event == ARM_I2C_EVENT_TRANSFER_DONE)
 {
 g_SlaveCompletionFlag = true;
 }
}

/*Init I2C SLAVE*/
EXAMPLE_I2C_SLAVE.Initialize(I2C_SlaveSignalEvent_t);

EXAMPLE_I2C_SLAVE.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
EXAMPLE_I2C_SLAVE.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
EXAMPLE_I2C_SLAVE.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```

# Chapter 14

## I2S: I2S Driver

### 14.1 Overview

The MCUXpresso SDK provides the peripheral driver for the I2S function of FLEXCOMM module of MCUXpresso SDK devices.

The I2S module is used to transmit or receive digital audio data. Only transmit or receive is enabled at one time in one module.

Driver currently supports one (primary) channel pair per one I2S enabled FLEXCOMM module only.

### 14.2 I2S Driver Initialization and Configuration

[I2S\\_TxInit\(\)](#) and [I2S\\_RxInit\(\)](#) functions ungate the clock for the FLEXCOMM module, assign I2S function to FLEXCOMM module and configure audio data format and other I2S operational settings. [I2S\\_TxInit\(\)](#) is used when I2S should transmit data, [I2S\\_RxInit\(\)](#) when it should receive data.

[I2S\\_TxGetDefaultConfig\(\)](#) and [I2S\\_RxGetDefaultConfig\(\)](#) functions can be used to set the module configuration structure with default values for transmit and receive function, respectively.

[I2S\\_Deinit\(\)](#) function resets the FLEXCOMM module.

[I2S\\_TxTransferCreateHandle\(\)](#) function creates transactional handle for transmit in interrupt mode.

[I2S\\_RxTransferCreateHandle\(\)](#) function creates transactional handle for receive in interrupt mode.

[I2S\\_TxTransferCreateHandleDMA\(\)](#) function creates transactional handle for transmit in DMA mode.

[I2S\\_RxTransferCreateHandleDMA\(\)](#) function creates transactional handle for receive in DMA mode.

### 14.3 I2S Transmit Data

[I2S\\_TxTransferNonBlocking\(\)](#) function is used to add data buffer to transmit in interrupt mode. It also begins transmission if not transmitting yet.

[I2S\\_RxTransferNonBlocking\(\)](#) function is used to add data buffer to receive data into in interrupt mode. It also begins reception if not receiving yet.

[I2S\\_TxTransferSendDMA\(\)](#) function is used to add data buffer to transmit in DMA mode. It also begins transmission if not transmitting yet.

[I2S\\_RxTransferReceiveDMA\(\)](#) function is used to add data buffer to receive data into in DMA mode. It also begins reception if not receiving yet.

The transfer of data will be stopped automatically when all data buffers queued using the above functions will be processed and no new data buffer is enqueued meanwhile. If the above functions are not called frequently enough, I2S stop followed by restart may keep occurring resulting in drops audio stream.

## 14.4 I2S Interrupt related functions

[I2S\\_EnableInterrupts\(\)](#) function is used to enable interrupts in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S\\_DisableInterrupts\(\)](#) function is used to disable interrupts in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S\\_GetEnabledInterrupts\(\)](#) function returns interrupts enabled in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S\\_TxHandleIRQ\(\)](#) and [I2S\\_RxHandleIRQ\(\)](#) functions are called from ISR which is invoked when actual FIFO level decreases to configured watermark value.

[I2S\\_DMACallback\(\)](#) function is called from ISR which is invoked when DMA transfer (actual descriptor) finishes.

## 14.5 I2S Other functions

[I2S\\_Enable\(\)](#) function enables I2S function in FLEXCOMM module. Regular use cases do not require this function to be called from application code.

[I2S\\_Disable\(\)](#) function disables I2S function in FLEXCOMM module. Regular use cases do not require this function to be called from application code.

[I2S\\_TransferGetErrorCount\(\)](#) function returns the number of FIFO underruns or overruns in interrupt mode.

[I2S\\_TransferGetCount\(\)](#) function returns the number of bytes transferred in interrupt mode.

[I2S\\_TxTransferAbort\(\)](#) function aborts transmit operation in interrupt mode.

[I2S\\_RxTransferAbort\(\)](#) function aborts receive operation in interrupt mode.

[I2S\\_TransferAbortDMA\(\)](#) function aborts transmit or receive operation in DMA mode.

## I2S Functional limitations

I2S can not to accurately determine when the data is sent to the end. Since program commands cannot quickly disable I2S, there will always be more clock exposure. If someone want to get accurate data, can use [I2S\\_TransferAbortDMA\(\)](#) api in TxCallback() to terminate sending data prematurely and ensure the accuracy of the data with delay function.

## 14.6 I2S Data formats

### 14.6.1 DMA mode

Length of buffer for transmit or receive has to be multiply of 4 bytes. Buffer address has to be aligned to 4-bytes. Data are put into or taken from FIFO unaltered in DMA mode so buffer has to be prepared according to following information. If oneChannel is enabled, then the buffer should contain valid data only, that is to say, audio data should be put continuously in the buffer Take 8 bit data as example:

LSB

L07  
L06  
L05  
L04  
L03  
L02  
L01  
L00  
L07  
L06  
L05  
L04  
L03  
L02  
L01  
L00  
L07  
L06  
L05  
L04  
L03  
L02  
L01  
L00  
L07  
L06  
L05  
L04  
L03  
L02  
L01  
L00  
L07  
L06  
L05  
L04  
L03  
L02  
L01  
L00







```

}

void TxCallback(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *
 userData)
{
 i2s_transfer_t transfer;

 if (completionStatus == kStatus_I2S_BufferComplete)
 {
 /* Enqueue next buffer */
 transfer.data = buffer;
 transfer.dataSize = sizeof(buffer);
 I2S_TxTransferNonBlocking(base, handle, transfer);
 }
}

```

## Receive example

```

void StartTransfer(void)
{
 i2s_config_t config;
 i2s_transfer_t transfer;
 i2s_handle_t handle;

 I2S_RxGetDefaultConfig(&config);
 config.masterSlave = kI2S_MasterSlaveNormalMaster;
 config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
 I2S_RxInit(I2S0, &config);

 I2S_RxTransferCreateHandle(I2S0, &handle, RxCallback, NULL);

 transfer.data = buffer;
 transfer.dataSize = sizeof(buffer);
 I2S_RxTransferNonBlocking(I2S0, &handle, transfer);

 /* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
 finishes */
 I2S_RxTransferNonBlocking(I2S0, &handle, someTransfer);
}

void RxCallback(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *
 userData)
{
 i2s_transfer_t transfer;

 if (completionStatus == kStatus_I2S_BufferComplete)
 {
 /* Enqueue next buffer */
 transfer.data = buffer;
 transfer.dataSize = sizeof(buffer);
 I2S_RxTransferNonBlocking(base, handle, transfer);
 }
}

```

## 14.7.2 DMA mode examples

### Transmit example

```

void StartTransfer(void)
{
 i2s_config_t config;

```



```

i2s_transfer_t transfer;
i2s_dma_handle_t handle;

I2S_TxGetDefaultConfig(&config);
config.masterSlave = kI2S_MasterSlaveNormalMaster;
config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
I2S_TxInit(I2S0, &config);

I2S_TxTransferCreateHandleDMA(I2S0, &handle, TxCallback, NULL);

transfer.data = buffer;
transfer.dataSize = sizeof(buffer);
I2S_TxTransferNonBlockingDMA(I2S0, &handle, transfer);

/* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
finishes */
I2S_TxTransferNonBlockingDMA(I2S0, &handle, someTransfer);
}

void TxCallback(I2S_Type *base, i2s_dma_handle_t *handle,
 status_t completionStatus, void *userData)
{
 i2s_transfer_t transfer;

 if (completionStatus == kStatus_I2S_BufferComplete)
 {
 /* Enqueue next buffer */
 transfer.data = buffer;
 transfer.dataSize = sizeof(buffer);
 I2S_TxTransferNonBlockingDMA(base, handle, transfer);
 }
}

```

## Receive example

```

void StartTransfer(void)
{
 i2s_config_t config;
 i2s_transfer_t transfer;
 i2s_dma_handle_t handle;

 I2S_RxGetDefaultConfig(&config);
 config.masterSlave = kI2S_MasterSlaveNormalMaster;
 config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
 I2S_RxInit(I2S0, &config);

 I2S_RxTransferCreateHandleDMA(I2S0, &handle, RxCallback, NULL);

 transfer.data = buffer;
 transfer.dataSize = sizeof(buffer);
 I2S_RxTransferNonBlockingDMA(I2S0, &handle, transfer);

 /* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
finishes */
 I2S_RxTransferNonBlockingDMA(I2S0, &handle, someTransfer);
}

void RxCallback(I2S_Type *base, i2s_dma_handle_t *handle,
 status_t completionStatus, void *userData)
{
 i2s_transfer_t transfer;

 if (completionStatus == kStatus_I2S_BufferComplete)
 {
 /* Enqueue next buffer */
 transfer.data = buffer;
 }
}

```

```
 transfer.dataSize = sizeof(buffer);
 I2S_RxTransferNonBlockingDMA(base, handle, transfer);
 }
}
```

### Modules

- [I2S DMA Driver](#)
- [I2S Driver](#)

## 14.8 I2S Driver

### 14.8.1 Overview

#### Files

- file [fsl\\_i2s.h](#)

#### Data Structures

- struct [\\_i2s\\_config](#)  
*I2S configuration structure. [More...](#)*
- struct [\\_i2s\\_transfer](#)  
*Buffer to transfer from or receive audio data into. [More...](#)*
- struct [\\_i2s\\_handle](#)  
*Members not to be accessed / modified outside of the driver. [More...](#)*

#### Macros

- #define [I2S\\_NUM\\_BUFFERS](#) (4U)  
*Number of buffers .*

#### Typedefs

- typedef enum [\\_i2s\\_flags](#) [i2s\\_flags\\_t](#)  
*I2S flags.*
- typedef enum [\\_i2s\\_master\\_slave](#) [i2s\\_master\\_slave\\_t](#)  
*Master / slave mode.*
- typedef enum [\\_i2s\\_mode](#) [i2s\\_mode\\_t](#)  
*I2S mode.*
- typedef struct [\\_i2s\\_config](#) [i2s\\_config\\_t](#)  
*I2S configuration structure.*
- typedef struct [\\_i2s\\_transfer](#) [i2s\\_transfer\\_t](#)  
*Buffer to transfer from or receive audio data into.*
- typedef struct [\\_i2s\\_handle](#) [i2s\\_handle\\_t](#)  
*Transactional state of the initialized transfer or receive I2S operation.*
- typedef void(\* [i2s\\_transfer\\_callback\\_t](#) )(I2S\_Type \*base, [i2s\\_handle\\_t](#) \*handle, [status\\_t](#) completionStatus, void \*userData)  
*Callback function invoked from transactional API on completion of a single buffer transfer.*

#### Enumerations

- enum {  
    [kStatus\\_I2S\\_BufferComplete](#),  
    [kStatus\\_I2S\\_Done](#) = MAKE\_STATUS(kStatusGroup\_I2S, 1),

- `kStatus_I2S_Busy` }
- `_i2s_status` I2S status codes.
- enum `_i2s_flags` {
  - `kI2S_TxErrorFlag` = I2S\_FIFOINTENSET\_TXERR\_MASK,
  - `kI2S_TxLevelFlag` = I2S\_FIFOINTENSET\_TXLVL\_MASK,
  - `kI2S_RxErrorFlag` = I2S\_FIFOINTENSET\_RXERR\_MASK,
  - `kI2S_RxLevelFlag` = I2S\_FIFOINTENSET\_RXLVL\_MASK }
 I2S flags.
- enum `_i2s_master_slave` {
  - `kI2S_MasterSlaveNormalSlave` = 0x0,
  - `kI2S_MasterSlaveWsSyncMaster` = 0x1,
  - `kI2S_MasterSlaveExtSckMaster` = 0x2,
  - `kI2S_MasterSlaveNormalMaster` = 0x3 }
 Master / slave mode.
- enum `_i2s_mode` {
  - `kI2S_ModeI2sClassic` = 0x0,
  - `kI2S_ModeDspWs50` = 0x1,
  - `kI2S_ModeDspWsShort` = 0x2,
  - `kI2S_ModeDspWsLong` = 0x3 }
 I2S mode.
- enum {
  - `kI2S_SecondaryChannel1` = 0U,
  - `kI2S_SecondaryChannel2` = 1U,
  - `kI2S_SecondaryChannel3` = 2U }`_i2s_secondary_channel` I2S secondary channel.

## Driver version

- #define `FSL_I2S_DRIVER_VERSION` (MAKE\_VERSION(2, 3, 2))  
I2S driver version 2.3.2.

## Initialization and deinitialization

- void `I2S_TxInit` (I2S\_Type \*base, const `i2s_config_t` \*config)  
Initializes the FLEXCOMM peripheral for I2S transmit functionality.
- void `I2S_RxInit` (I2S\_Type \*base, const `i2s_config_t` \*config)  
Initializes the FLEXCOMM peripheral for I2S receive functionality.
- void `I2S_TxGetDefaultConfig` (`i2s_config_t` \*config)  
Sets the I2S Tx configuration structure to default values.
- void `I2S_RxGetDefaultConfig` (`i2s_config_t` \*config)  
Sets the I2S Rx configuration structure to default values.
- void `I2S_Deinit` (I2S\_Type \*base)  
De-initializes the I2S peripheral.
- void `I2S_SetBitClockRate` (I2S\_Type \*base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers)  
Transmitter/Receiver bit clock rate configurations.

## Non-blocking API

- void [I2S\\_TxTransferCreateHandle](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_callback\_t callback, void \*userData)  
*Initializes handle for transfer of audio data.*
- [status\\_t I2S\\_TxTransferNonBlocking](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_t transfer)  
*Begins or queue sending of the given data.*
- void [I2S\\_TxTransferAbort](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Aborts sending of data.*
- void [I2S\\_RxTransferCreateHandle](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_callback\_t callback, void \*userData)  
*Initializes handle for reception of audio data.*
- [status\\_t I2S\\_RxTransferNonBlocking](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, i2s\_transfer\_t transfer)  
*Begins or queue reception of data into given buffer.*
- void [I2S\\_RxTransferAbort](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Aborts receiving of data.*
- [status\\_t I2S\\_TransferGetCount](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- [status\\_t I2S\\_TransferGetErrorCount](#) (I2S\_Type \*base, i2s\_handle\_t \*handle, size\_t \*count)  
*Returns number of buffer underruns or overruns.*

## Enable / disable

- static void [I2S\\_Enable](#) (I2S\_Type \*base)  
*Enables I2S operation.*
- static void [I2S\\_Disable](#) (I2S\_Type \*base)  
*Disables I2S operation.*

## Interrupts

- static void [I2S\\_EnableInterrupts](#) (I2S\_Type \*base, uint32\_t interruptMask)  
*Enables I2S FIFO interrupts.*
- static void [I2S\\_DisableInterrupts](#) (I2S\_Type \*base, uint32\_t interruptMask)  
*Disables I2S FIFO interrupts.*
- static uint32\_t [I2S\\_GetEnabledInterrupts](#) (I2S\_Type \*base)  
*Returns the set of currently enabled I2S FIFO interrupts.*
- [status\\_t I2S\\_EmptyTxFifo](#) (I2S\_Type \*base)  
*Flush the valid data in TX fifo.*
- void [I2S\\_TxHandleIRQ](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Invoked from interrupt handler when transmit FIFO level decreases.*
- void [I2S\\_RxHandleIRQ](#) (I2S\_Type \*base, i2s\_handle\_t \*handle)  
*Invoked from interrupt handler when receive FIFO level decreases.*

## 14.8.2 Data Structure Documentation

### 14.8.2.1 struct \_i2s\_config

#### Data Fields

- `i2s_master_slave_t` `masterSlave`  
*Master / slave configuration.*
- `i2s_mode_t` `mode`  
*I2S mode.*
- `bool` `rightLow`  
*Right channel data in low portion of FIFO.*
- `bool` `leftJust`  
*Left justify data in FIFO.*
- `bool` `sckPol`  
*SCK polarity.*
- `bool` `wsPol`  
*WS polarity.*
- `uint16_t` `divider`  
*Flexcomm function clock divider (1 - 4096)*
- `bool` `oneChannel`  
*true mono, false stereo*
- `uint8_t` `dataLength`  
*Data length (4 - 32)*
- `uint16_t` `frameLength`  
*Frame width (4 - 512)*
- `uint16_t` `position`  
*Data position in the frame.*
- `uint8_t` `watermark`  
*FIFO trigger level.*
- `bool` `txEmptyZero`  
*Transmit zero when buffer becomes empty or last item.*
- `bool` `pack48`  
*Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)*

### 14.8.2.2 struct \_i2s\_transfer

#### Data Fields

- `uint8_t *` `data`  
*Pointer to data buffer.*
- `size_t` `dataSize`  
*Buffer size in bytes.*

## Field Documentation

(1) `uint8_t* _i2s_transfer::data`

(2) `size_t _i2s_transfer::dataSize`

### 14.8.2.3 struct `_i2s_handle`

#### Data Fields

- `volatile uint32_t state`  
*State of transfer.*
- `i2s_transfer_callback_t completionCallback`  
*Callback function pointer.*
- `void * userData`  
*Application data passed to callback.*
- `bool oneChannel`  
*true mono, false stereo*
- `uint8_t dataLength`  
*Data length (4 - 32)*
- `bool pack48`  
*Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)*
- `uint8_t watermark`  
*FIFO trigger level.*
- `bool useFifo48H`  
*When dataLength 17-24: true use FIFOWR48H, false use FIFOWR.*
- `volatile i2s_transfer_t i2sQueue [I2S_NUM_BUFFERS]`  
*Transfer queue storing transfer buffers.*
- `volatile uint8_t queueUser`  
*Queue index where user's next transfer will be stored.*
- `volatile uint8_t queueDriver`  
*Queue index of buffer actually used by the driver.*
- `volatile uint32_t errorCount`  
*Number of buffer underruns/overruns.*
- `volatile uint32_t transferCount`  
*Number of bytes transferred.*

## 14.8.3 Macro Definition Documentation

14.8.3.1 `#define FSL_I2S_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))`

14.8.3.2 `#define I2S_NUM_BUFFERS (4U)`

## 14.8.4 Typedef Documentation

14.8.4.1 `typedef enum _i2s_flags i2s_flags_t`

Note

These enums are meant to be OR'd together to form a bit mask.

**14.8.4.2** `typedef enum _i2s_master_slave i2s_master_slave_t`

**14.8.4.3** `typedef enum _i2s_mode i2s_mode_t`

**14.8.4.4** `typedef struct _i2s_config i2s_config_t`

**14.8.4.5** `typedef struct _i2s_transfer i2s_transfer_t`

**14.8.4.6** `typedef struct _i2s_handle i2s_handle_t`

**14.8.4.7** `typedef void(* i2s_transfer_callback_t)(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *userData)`

Parameters

|                          |                                          |
|--------------------------|------------------------------------------|
| <i>base</i>              | I2S base pointer.                        |
| <i>handle</i>            | pointer to I2S transaction.              |
| <i>completion-Status</i> | status of the transaction.               |
| <i>userData</i>          | optional pointer to user arguments data. |

## 14.8.5 Enumeration Type Documentation

### 14.8.5.1 anonymous enum

Enumerator

*kStatus\_I2S\_BufferComplete* Transfer from/into a single buffer has completed.

*kStatus\_I2S\_Done* All buffers transfers have completed.

*kStatus\_I2S\_Busy* Already performing a transfer and cannot queue another buffer.

### 14.8.5.2 enum `_i2s_flags`



## Note

These enums are meant to be OR'd together to form a bit mask.

## Enumerator

***kI2S\_TxErrorFlag*** TX error interrupt.  
***kI2S\_TxLevelFlag*** TX level interrupt.  
***kI2S\_RxErrorFlag*** RX error interrupt.  
***kI2S\_RxLevelFlag*** RX level interrupt.

**14.8.5.3 enum \_i2s\_master\_slave**

## Enumerator

***kI2S\_MasterSlaveNormalSlave*** Normal slave.  
***kI2S\_MasterSlaveWsSyncMaster*** WS synchronized master.  
***kI2S\_MasterSlaveExtSckMaster*** Master using existing SCK.  
***kI2S\_MasterSlaveNormalMaster*** Normal master.

**14.8.5.4 enum \_i2s\_mode**

## Enumerator

***kI2S\_ModeI2sClassic*** I2S classic mode.  
***kI2S\_ModeDspWs50*** DSP mode, WS having 50% duty cycle.  
***kI2S\_ModeDspWsShort*** DSP mode, WS having one clock long pulse.  
***kI2S\_ModeDspWsLong*** DSP mode, WS having one data slot long pulse.

**14.8.5.5 anonymous enum**

## Enumerator

***kI2S\_SecondaryChannel1*** secondary channel 1  
***kI2S\_SecondaryChannel2*** secondary channel 2  
***kI2S\_SecondaryChannel3*** secondary channel 3

**14.8.6 Function Documentation****14.8.6.1 void I2S\_TxInit ( I2S\_Type \* *base*, const i2s\_config\_t \* *config* )**

Un-gates the FLEXCOMM clock and configures the module for I2S transmission using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S\\_TxGetDefaultConfig\(\)](#).

## Note

This API should be called at the beginning of the application to use the I2S driver.

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | I2S base pointer.                       |
| <i>config</i> | pointer to I2S configuration structure. |

#### 14.8.6.2 void I2S\_RxInit ( I2S\_Type \* *base*, const i2s\_config\_t \* *config* )

Ungates the FLEXCOMM clock and configures the module for I2S receive using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S\\_RxGetDefaultConfig\(\)](#).

## Note

This API should be called at the beginning of the application to use the I2S driver.

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>base</i>   | I2S base pointer.                       |
| <i>config</i> | pointer to I2S configuration structure. |

#### 14.8.6.3 void I2S\_TxGetDefaultConfig ( i2s\_config\_t \* *config* )

This API initializes the configuration structure for use in [I2S\\_TxInit\(\)](#). The initialized structure can remain unchanged in [I2S\\_TxInit\(\)](#), or it can be modified before calling [I2S\\_TxInit\(\)](#). Example:

```
i2s_config_t config;
I2S_TxGetDefaultConfig(&config);
```

## Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalMaster;
* config->mode = kI2S_ModeI2sClassic;
* config->rightLow = false;
* config->leftJust = false;
* config->pdmData = false;
* config->sckPol = false;
* config->wsPol = false;
* config->divider = 1;
* config->oneChannel = false;
* config->dataLength = 16;
* config->frameLength = 32;
* config->position = 0;
* config->watermark = 4;
* config->txEmptyZero = true;
* config->pack48 = false;
*
```

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | pointer to I2S configuration structure. |
|---------------|-----------------------------------------|

**14.8.6.4 void I2S\_RxGetDefaultConfig ( i2s\_config\_t \* config )**

This API initializes the configuration structure for use in [I2S\\_RxInit\(\)](#). The initialized structure can remain unchanged in [I2S\\_RxInit\(\)](#), or it can be modified before calling [I2S\\_RxInit\(\)](#). Example:

```
i2s_config_t config;
I2S_RxGetDefaultConfig(&config);
```

## Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalSlave;
* config->mode = kI2S_ModeI2sClassic;
* config->rightLow = false;
* config->leftJust = false;
* config->pdmData = false;
* config->sckPol = false;
* config->wsPol = false;
* config->divider = 1;
* config->oneChannel = false;
* config->dataLength = 16;
* config->frameLength = 32;
* config->position = 0;
* config->watermark = 4;
* config->txEmptyZero = false;
* config->pack48 = false;
*
```

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | pointer to I2S configuration structure. |
|---------------|-----------------------------------------|

**14.8.6.5 void I2S\_Deinit ( I2S\_Type \* base )**

This API gates the FLEXCOMM clock. The I2S module can't operate unless [I2S\\_TxInit](#) or [I2S\\_RxInit](#) is called to enable the clock.

## Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | I2S base pointer. |
|-------------|-------------------|

**14.8.6.6 void I2S\_SetBitClockRate ( I2S\_Type \* base, uint32\_t sourceClockHz, uint32\_t sampleRate, uint32\_t bitWidth, uint32\_t channelNumbers )**

## Parameters

|                        |                             |
|------------------------|-----------------------------|
| <i>base</i>            | SAI base pointer.           |
| <i>sourceClockHz</i>   | bit clock source frequency. |
| <i>sampleRate</i>      | audio data sample rate.     |
| <i>bitWidth</i>        | audio data bitWidth.        |
| <i>channel-Numbers</i> | audio channel numbers.      |

**14.8.6.7 void I2S\_TxTransferCreateHandle ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_callback\_t *callback*, void \* *userData* )**

## Parameters

|                 |                                                            |
|-----------------|------------------------------------------------------------|
| <i>base</i>     | I2S base pointer.                                          |
| <i>handle</i>   | pointer to handle structure.                               |
| <i>callback</i> | function to be called back when transfer is done or fails. |
| <i>userData</i> | pointer to data passed to callback.                        |

**14.8.6.8 status\_t I2S\_TxTransferNonBlocking ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

## Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | I2S base pointer.            |
| <i>handle</i>   | pointer to handle structure. |
| <i>transfer</i> | data buffer.                 |

## Return values

|                         |                                                      |
|-------------------------|------------------------------------------------------|
| <i>kStatus_Success</i>  |                                                      |
| <i>kStatus_I2S_Busy</i> | if all queue slots are occupied with unsent buffers. |

**14.8.6.9 void I2S\_TxTransferAbort ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )**

Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | I2S base pointer.            |
| <i>handle</i> | pointer to handle structure. |

**14.8.6.10 void I2S\_RxTransferCreateHandle ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_callback\_t *callback*, void \* *userData* )**

Parameters

|                 |                                                            |
|-----------------|------------------------------------------------------------|
| <i>base</i>     | I2S base pointer.                                          |
| <i>handle</i>   | pointer to handle structure.                               |
| <i>callback</i> | function to be called back when transfer is done or fails. |
| <i>userData</i> | pointer to data passed to callback.                        |

**14.8.6.11 status\_t I2S\_RxTransferNonBlocking ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | I2S base pointer.            |
| <i>handle</i>   | pointer to handle structure. |
| <i>transfer</i> | data buffer.                 |

Return values

|                         |                                                                  |
|-------------------------|------------------------------------------------------------------|
| <i>kStatus_Success</i>  |                                                                  |
| <i>kStatus_I2S_Busy</i> | if all queue slots are occupied with buffers which are not full. |

**14.8.6.12 void I2S\_RxTransferAbort ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )**

Parameters

\_\_\_\_\_

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | I2S base pointer.            |
| <i>handle</i> | pointer to handle structure. |

**14.8.6.13** `status_t I2S_TransferGetCount ( I2S_Type * base, i2s_handle_t * handle, size_t * count )`

Parameters

|     |               |                                                                     |
|-----|---------------|---------------------------------------------------------------------|
|     | <i>base</i>   | I2S base pointer.                                                   |
|     | <i>handle</i> | pointer to handle structure.                                        |
| out | <i>count</i>  | number of bytes transferred so far by the non-blocking transaction. |

Return values

|                                     |                                                             |
|-------------------------------------|-------------------------------------------------------------|
| <i>kStatus_Success</i>              |                                                             |
| <i>kStatus_NoTransferInProgress</i> | there is no non-blocking transaction currently in progress. |

**14.8.6.14** `status_t I2S_TransferGetErrorCount ( I2S_Type * base, i2s_handle_t * handle, size_t * count )`

Parameters

|     |               |                                                                               |
|-----|---------------|-------------------------------------------------------------------------------|
|     | <i>base</i>   | I2S base pointer.                                                             |
|     | <i>handle</i> | pointer to handle structure.                                                  |
| out | <i>count</i>  | number of transmit errors encountered so far by the non-blocking transaction. |

Return values

|                                     |                                                             |
|-------------------------------------|-------------------------------------------------------------|
| <i>kStatus_Success</i>              |                                                             |
| <i>kStatus_NoTransferInProgress</i> | there is no non-blocking transaction currently in progress. |

**14.8.6.15** `static void I2S_Enable ( I2S_Type * base ) [inline], [static]`

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | I2S base pointer. |
|-------------|-------------------|

#### 14.8.6.16 `static void I2S_Disable ( I2S_Type * base ) [inline], [static]`

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | I2S base pointer. |
|-------------|-------------------|

#### 14.8.6.17 `static void I2S_EnableInterrupts ( I2S_Type * base, uint32_t interruptMask ) [inline], [static]`

Parameters

|                      |                                                                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | I2S base pointer.                                                                                                                             |
| <i>interruptMask</i> | bit mask of interrupts to enable. See <a href="#">i2s_flags_t</a> for the set of constants that should be OR'd together to form the bit mask. |

#### 14.8.6.18 `static void I2S_DisableInterrupts ( I2S_Type * base, uint32_t interruptMask ) [inline], [static]`

Parameters

|                      |                                                                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | I2S base pointer.                                                                                                                             |
| <i>interruptMask</i> | bit mask of interrupts to enable. See <a href="#">i2s_flags_t</a> for the set of constants that should be OR'd together to form the bit mask. |

#### 14.8.6.19 `static uint32_t I2S_GetEnabledInterrupts ( I2S_Type * base ) [inline], [static]`

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | I2S base pointer. |
|-------------|-------------------|

Returns

A bitmask composed of [i2s\\_flags\\_t](#) enumerators OR'd together to indicate the set of enabled interrupts.

14.8.6.20 `status_t I2S_EmptyTxFifo ( I2S_Type * base )`



## Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | I2S base pointer. |
|-------------|-------------------|

## Returns

kStatus\_Fail empty TX fifo failed, kStatus\_Success empty tx fifo success.

#### 14.8.6.21 void I2S\_TxHandleIRQ ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )

## Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | I2S base pointer.            |
| <i>handle</i> | pointer to handle structure. |

#### 14.8.6.22 void I2S\_RxHandleIRQ ( I2S\_Type \* *base*, i2s\_handle\_t \* *handle* )

## Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | I2S base pointer.            |
| <i>handle</i> | pointer to handle structure. |

## 14.9 I2S DMA Driver

### 14.9.1 Overview

#### Data Structures

- struct `_i2s_dma_handle`  
*i2s dma handle More...*

#### Typedefs

- typedef struct `_i2s_dma_handle` `i2s_dma_handle_t`  
*Members not to be accessed / modified outside of the driver.*
- typedef void(\* `i2s_dma_transfer_callback_t`)(I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `status_t` completionStatus, void \*userData)  
*Callback function invoked from DMA API on completion.*

#### Driver version

- #define `FSL_I2S_DMA_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 2)`)  
*I2S DMA driver version 2.3.2.*

#### DMA API

- void `I2S_TxTransferCreateHandleDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `dma_handle_t` \*dmaHandle, `i2s_dma_transfer_callback_t` callback, void \*userData)  
*Initializes handle for transfer of audio data.*
- `status_t` `I2S_TxTransferSendDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `i2s_transfer_t` transfer)  
*Begins or queue sending of the given data.*
- void `I2S_TransferAbortDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle)  
*Aborts transfer of data.*
- void `I2S_RxTransferCreateHandleDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `dma_handle_t` \*dmaHandle, `i2s_dma_transfer_callback_t` callback, void \*userData)  
*Initializes handle for reception of audio data.*
- `status_t` `I2S_RxTransferReceiveDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `i2s_transfer_t` transfer)  
*Begins or queue reception of data into given buffer.*
- void `I2S_DMACallback` (`dma_handle_t` \*handle, void \*userData, bool transferDone, uint32\_t tcds)  
*Invoked from DMA interrupt handler.*
- void `I2S_TransferInstallLoopDMADescriptorMemory` (`i2s_dma_handle_t` \*handle, void \*dmaDescriptorAddr, size\_t dmaDescriptorNum)  
*Install DMA descriptor memory for loop transfer only.*
- `status_t` `I2S_TransferSendLoopDMA` (I2S\_Type \*base, `i2s_dma_handle_t` \*handle, `i2s_transfer_t` \*xfer, uint32\_t loopTransferCount)

- *Send link transfer data using DMA.*
- `status_t I2S_TransferReceiveLoopDMA` (`I2S_Type *base`, `i2s_dma_handle_t *handle`, `i2s_transfer_t *xfer`, `uint32_t loopTransferCount`)  
*Receive link transfer data using DMA.*

## 14.9.2 Data Structure Documentation

### 14.9.2.1 struct `_i2s_dma_handle`

#### Data Fields

- `uint32_t state`  
*Internal state of I2S DMA transfer.*
- `uint8_t bytesPerFrame`  
*bytes per frame*
- `i2s_dma_transfer_callback_t completionCallback`  
*Callback function pointer.*
- `void * userData`  
*Application data passed to callback.*
- `dma_handle_t * dmaHandle`  
*DMA handle.*
- `volatile i2s_transfer_t i2sQueue [I2S_NUM_BUFFERS]`  
*Transfer queue storing transfer buffers.*
- `volatile uint8_t queueUser`  
*Queue index where user's next transfer will be stored.*
- `volatile uint8_t queueDriver`  
*Queue index of buffer actually used by the driver.*
- `dma_descriptor_t * i2sLoopDMADescriptor`  
*descriptor pool pointer*
- `size_t i2sLoopDMADescriptorNum`  
*number of descriptor in descriptors pool*

## 14.9.3 Macro Definition Documentation

### 14.9.3.1 `#define FSL_I2S_DMA_DRIVER_VERSION (MAKE_VERSION(2, 3, 2))`

## 14.9.4 Typedef Documentation

### 14.9.4.1 `typedef struct _i2s_dma_handle i2s_dma_handle_t`

### 14.9.4.2 `typedef void(* i2s_dma_transfer_callback_t)(I2S_Type *base, i2s_dma_handle_t *handle, status_t completionStatus, void *userData)`

## Parameters

|                          |                                          |
|--------------------------|------------------------------------------|
| <i>base</i>              | I2S base pointer.                        |
| <i>handle</i>            | pointer to I2S transaction.              |
| <i>completion-Status</i> | status of the transaction.               |
| <i>userData</i>          | optional pointer to user arguments data. |

## 14.9.5 Function Documentation

**14.9.5.1 void I2S\_TxTransferCreateHandleDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, dma\_handle\_t \* *dmaHandle*, i2s\_dma\_transfer\_callback\_t *callback*, void \* *userData* )**

## Parameters

|                  |                                                            |
|------------------|------------------------------------------------------------|
| <i>base</i>      | I2S base pointer.                                          |
| <i>handle</i>    | pointer to handle structure.                               |
| <i>dmaHandle</i> | pointer to dma handle structure.                           |
| <i>callback</i>  | function to be called back when transfer is done or fails. |
| <i>userData</i>  | pointer to data passed to callback.                        |

**14.9.5.2 status\_t I2S\_TxTransferSendDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )**

## Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | I2S base pointer.            |
| <i>handle</i>   | pointer to handle structure. |
| <i>transfer</i> | data buffer.                 |

## Return values

|                        |  |
|------------------------|--|
| <i>kStatus_Success</i> |  |
|------------------------|--|

|                         |                                                      |
|-------------------------|------------------------------------------------------|
| <i>kStatus_I2S_Busy</i> | if all queue slots are occupied with unsent buffers. |
|-------------------------|------------------------------------------------------|

#### 14.9.5.3 void I2S\_TransferAbortDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle* )

Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | I2S base pointer.            |
| <i>handle</i> | pointer to handle structure. |

#### 14.9.5.4 void I2S\_RxTransferCreateHandleDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, dma\_handle\_t \* *dmaHandle*, i2s\_dma\_transfer\_callback\_t *callback*, void \* *userData* )

Parameters

|                  |                                                            |
|------------------|------------------------------------------------------------|
| <i>base</i>      | I2S base pointer.                                          |
| <i>handle</i>    | pointer to handle structure.                               |
| <i>dmaHandle</i> | pointer to dma handle structure.                           |
| <i>callback</i>  | function to be called back when transfer is done or fails. |
| <i>userData</i>  | pointer to data passed to callback.                        |

#### 14.9.5.5 status\_t I2S\_RxTransferReceiveDMA ( I2S\_Type \* *base*, i2s\_dma\_handle\_t \* *handle*, i2s\_transfer\_t *transfer* )

Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | I2S base pointer.            |
| <i>handle</i>   | pointer to handle structure. |
| <i>transfer</i> | data buffer.                 |

Return values

|                         |                                                                  |
|-------------------------|------------------------------------------------------------------|
| <i>kStatus_Success</i>  |                                                                  |
| <i>kStatus_I2S_Busy</i> | if all queue slots are occupied with buffers which are not full. |

#### 14.9.5.6 void I2S\_DMACallback ( dma\_handle\_t \* handle, void \* userData, bool transferDone, uint32\_t tcds )

Parameters

|                     |                                  |
|---------------------|----------------------------------|
| <i>handle</i>       | pointer to DMA handle structure. |
| <i>userData</i>     | argument for user callback.      |
| <i>transferDone</i> | if transfer was done.            |
| <i>tcds</i>         |                                  |

#### 14.9.5.7 void I2S\_TransferInstallLoopDMADescriptorMemory ( i2s\_dma\_handle\_t \* handle, void \* dmaDescriptorAddr, size\_t dmaDescriptorNum )

This function used to register DMA descriptor memory for the i2s loop dma transfer.

It must be called before I2S\_TransferSendLoopDMA/I2S\_TransferReceiveLoopDMA and after I2S\_Rx-TransferCreateHandleDMA/I2S\_TxTransferCreateHandleDMA.

User should be take care about the address of DMA descriptor pool which required align with 16BYTE at least.

Parameters

|                            |                                     |
|----------------------------|-------------------------------------|
| <i>handle</i>              | Pointer to i2s DMA transfer handle. |
| <i>dma-Descriptor-Addr</i> | DMA descriptor start address.       |
| <i>dma-DescriptorNum</i>   | DMA descriptor number.              |

#### 14.9.5.8 status\_t I2S\_TransferSendLoopDMA ( I2S\_Type \* base, i2s\_dma\_handle\_t \* handle, i2s\_transfer\_t \* xfer, uint32\_t loopTransferCount )

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop

transfer, then more DMA descriptor memory required, user can use function `I2S_InstallDMADescriptorMemory` to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function `I2S_TransferAbortDMA` to stop the loop transfer.

Parameters

|                          |                                                                  |
|--------------------------|------------------------------------------------------------------|
| <i>base</i>              | I2S peripheral base address.                                     |
| <i>handle</i>            | Pointer to <code>usart_dma_handle_t</code> structure.            |
| <i>xfer</i>              | I2S DMA transfer structure. See <a href="#">i2s_transfer_t</a> . |
| <i>loopTransferCount</i> | loop count                                                       |

Return values

|                        |  |
|------------------------|--|
| <i>kStatus_Success</i> |  |
|------------------------|--|

#### 14.9.5.9 `status_t I2S_TransferReceiveLoopDMA ( I2S_Type * base, i2s_dma_handle_t * handle, i2s_transfer_t * xfer, uint32_t loopTransferCount )`

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

This function support loop transfer, such as A->B->...->A, the loop transfer chain will be converted into a chain of descriptor and submit to dma. Application must be aware of that the more counts of the loop transfer, then more DMA descriptor memory required, user can use function `I2S_InstallDMADescriptorMemory` to register the dma descriptor memory.

As the DMA support maximum 1024 transfer count, so application must be aware of that this transfer function support maximum 1024 samples in each transfer, otherwise assert error or error status will be returned. Once the loop transfer start, application can use function `I2S_TransferAbortDMA` to stop the loop transfer.

Parameters

|               |                                                       |
|---------------|-------------------------------------------------------|
| <i>base</i>   | I2S peripheral base address.                          |
| <i>handle</i> | Pointer to <code>usart_dma_handle_t</code> structure. |

|                           |                                                                  |
|---------------------------|------------------------------------------------------------------|
| <i>xfer</i>               | I2S DMA transfer structure. See <a href="#">i2s_transfer_t</a> . |
| <i>loopTransfer-Count</i> | loop count                                                       |

## Return values

|                        |  |
|------------------------|--|
| <i>kStatus_Success</i> |  |
|------------------------|--|



# Chapter 15

## SPI: Serial Peripheral Interface Driver

### 15.1 Overview

SPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for SPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `spi_handle_t` as the first parameter. Initialize the handle by calling the `SPI_MasterTransferCreateHandle()` or `SPI_SlaveTransferCreateHandle()` API.

Transactional APIs support asynchronous transfer. This means that the functions `SPI_MasterTransferNonBlocking()` and `SPI_SlaveTransferNonBlocking()` set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SPI_Idle` status.

### 15.2 Typical use case

#### 15.2.1 SPI master transfer using an interrupt method

```
#define BUFFER_LEN (64)
spi_master_handle_t spiHandle;
spi_master_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished = false;

const uint8_t sendData[BUFFER_LEN] = [.....];
uint8_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_master_handle_t *handle,
 status_t status, void *userData)
{
 isFinished = true;
}

void main(void)
{
 //...

 SPI_MasterGetDefaultConfig(&masterConfig);

 SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);
 SPI_MasterTransferCreateHandle(SPI0, &spiHandle, SPI_UserCallback, NULL);
```

```

// Prepare to send.
xfer.txData = sendData;
xfer.rxData = receiveBuff;
xfer.dataSize = sizeof(sendData);

// Send out.
SPI_MasterTransferNonBlocking(SPI0, &spiHandle, &xfer);

// Wait send finished.
while (!isFinished)
{
}

// ...
}

```

## 15.2.2 SPI Send/receive using a DMA method

```

#define BUFFER_LEN (64)
spi_dma_handle_t spiHandle;
dma_handle_t g_spiTxDmaHandle;
dma_handle_t g_spiRxDmaHandle;
spi_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished;

uint8_t sendData[BUFFER_LEN] = ...;
uint8_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_dma_handle_t *handle,
 status_t status, void *userData)
{
 isFinished = true;
}

void main(void)
{
 //...

 // Initialize DMA peripheral
 DMA_Init(DMA0);

 // Initialize SPI peripheral
 SPI_MasterGetDefaultConfig(&masterConfig);
 masterConfig.sselNum = SPI_SSEL;
 SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);

 // Enable DMA channels connected to SPI0 Tx/SPI0 Rx request lines
 DMA_EnableChannel(SPI0, SPI_MASTER_TX_CHANNEL);
 DMA_EnableChannel(SPI0, SPI_MASTER_RX_CHANNEL);

 // Set DMA channels priority
 DMA_SetChannelPriority(SPI0, SPI_MASTER_TX_CHANNEL,
 kDMA_ChannelPriority3);
 DMA_SetChannelPriority(SPI0, SPI_MASTER_RX_CHANNEL,
 kDMA_ChannelPriority2);

 // Creates the DMA handle.
 DMA_CreateHandle(&masterTxHandle, SPI0, SPI_MASTER_TX_CHANNEL);
 DMA_CreateHandle(&masterRxHandle, SPI0, SPI_MASTER_RX_CHANNEL);

 // Create SPI DMA handle
 SPI_MasterTransferCreateHandleDMA(SPI0, spiHandle, SPI_UserCallback,
 NULL, &g_spiTxDmaHandle, &g_spiRxDmaHandle);
}

```

```
// Prepares to send.
xfer.txData = sendData;
xfer.rxData = receiveBuff;
xfer.dataSize = sizeof(sendData);

// Sends out.
SPI_MasterTransferDMA(SPI0, &spiHandle, &xfer);

// Waits for send to complete.
while (!isFinished)
{
}

// ...
}
```

## Modules

- [SPI CMSIS driver](#)
- [SPI DMA Driver](#)
- [SPI Driver](#)

## 15.3 SPI Driver

### 15.3.1 Overview

This section describes the programming interface of the SPI DMA driver.

#### Files

- file [fsl\\_spi.h](#)

#### Data Structures

- struct [\\_spi\\_delay\\_config](#)  
*SPI delay time configure structure. [More...](#)*
- struct [\\_spi\\_master\\_config](#)  
*SPI master user configure structure. [More...](#)*
- struct [\\_spi\\_slave\\_config](#)  
*SPI slave user configure structure. [More...](#)*
- struct [\\_spi\\_transfer](#)  
*SPI transfer structure. [More...](#)*
- struct [\\_spi\\_half\\_duplex\\_transfer](#)  
*SPI half-duplex(master only) transfer structure. [More...](#)*
- struct [\\_spi\\_config](#)  
*Internal configuration structure used in 'spi' and 'spi\_dma' driver. [More...](#)*
- struct [\\_spi\\_master\\_handle](#)  
*SPI transfer handle structure. [More...](#)*

#### Macros

- #define [SPI\\_DUMMYDATA](#) (0x00U)  
*SPI dummy transfer data, the data is sent while txBuff is NULL.*
- #define [SPI\\_RETRY\\_TIMES](#) 0U /\* Define to zero means keep waiting until the flag is assert/deassert. \*/  
*Retry times for waiting flag.*

#### Typedefs

- typedef enum [\\_spi\\_xfer\\_option](#) [spi\\_xfer\\_option\\_t](#)  
*SPI transfer option.*
- typedef enum [\\_spi\\_shift\\_direction](#) [spi\\_shift\\_direction\\_t](#)  
*SPI data shifter direction options.*
- typedef enum [\\_spi\\_clock\\_polarity](#) [spi\\_clock\\_polarity\\_t](#)  
*SPI clock polarity configuration.*
- typedef enum [\\_spi\\_clock\\_phase](#) [spi\\_clock\\_phase\\_t](#)  
*SPI clock phase configuration.*

- typedef enum `_spi_txfifo_watermark` `spi_txfifo_watermark_t`  
*txFIFO watermark values*
- typedef enum `_spi_rxfifo_watermark` `spi_rxfifo_watermark_t`  
*rxFIFO watermark values*
- typedef enum `_spi_data_width` `spi_data_width_t`  
*Transfer data width.*
- typedef enum `_spi_ssel` `spi_ssel_t`  
*Slave select.*
- typedef enum `_spi_spol` `spi_spol_t`  
*ssel polarity*
- typedef struct `_spi_delay_config` `spi_delay_config_t`  
*SPI delay time configure structure.*
- typedef struct `_spi_master_config` `spi_master_config_t`  
*SPI master user configure structure.*
- typedef struct `_spi_slave_config` `spi_slave_config_t`  
*SPI slave user configure structure.*
- typedef struct `_spi_transfer` `spi_transfer_t`  
*SPI transfer structure.*
- typedef struct  
`_spi_half_duplex_transfer` `spi_half_duplex_transfer_t`  
*SPI half-duplex(master only) transfer structure.*
- typedef struct `_spi_config` `spi_config_t`  
*Internal configuration structure used in 'spi' and 'spi\_dma' driver.*
- typedef struct `_spi_master_handle` `spi_master_handle_t`  
*Master handle type.*
- typedef `spi_master_handle_t` `spi_slave_handle_t`  
*Slave handle type.*
- typedef void(\* `spi_master_callback_t` )(SPI\_Type \*base, `spi_master_handle_t` \*handle, `status_t` status, void \*userData)  
*SPI master callback for finished transmit.*
- typedef void(\* `spi_slave_callback_t` )(SPI\_Type \*base, `spi_slave_handle_t` \*handle, `status_t` status, void \*userData)  
*SPI slave callback for finished transmit.*
- typedef void(\* `flexcomm_spi_master_irq_handler_t` )(SPI\_Type \*base, `spi_master_handle_t` \*handle)  
*Typedef for master interrupt handler.*
- typedef void(\* `flexcomm_spi_slave_irq_handler_t` )(SPI\_Type \*base, `spi_slave_handle_t` \*handle)  
*Typedef for slave interrupt handler.*

## Enumerations

- enum `_spi_xfer_option` {  
`kSPI_FrameDelay` = (SPI\_FIFOWR\_EOF\_MASK),  
`kSPI_FrameAssert` = (SPI\_FIFOWR\_EOT\_MASK) }  
*SPI transfer option.*
- enum `_spi_shift_direction` {  
`kSPI_MsbFirst` = 0U,  
`kSPI_LsbFirst` = 1U }  
*SPI data shifter direction options.*

- enum `_spi_clock_polarity` {  
`kSPI_ClockPolarityActiveHigh` = 0x0U,  
`kSPI_ClockPolarityActiveLow` }  
*SPI clock polarity configuration.*
- enum `_spi_clock_phase` {  
`kSPI_ClockPhaseFirstEdge` = 0x0U,  
`kSPI_ClockPhaseSecondEdge` }  
*SPI clock phase configuration.*
- enum `_spi_txfifo_watermark` {  
`kSPI_TxFifo0` = 0,  
`kSPI_TxFifo1` = 1,  
`kSPI_TxFifo2` = 2,  
`kSPI_TxFifo3` = 3,  
`kSPI_TxFifo4` = 4,  
`kSPI_TxFifo5` = 5,  
`kSPI_TxFifo6` = 6,  
`kSPI_TxFifo7` = 7 }  
*txFIFO watermark values*
- enum `_spi_rxfifo_watermark` {  
`kSPI_RxFifo1` = 0,  
`kSPI_RxFifo2` = 1,  
`kSPI_RxFifo3` = 2,  
`kSPI_RxFifo4` = 3,  
`kSPI_RxFifo5` = 4,  
`kSPI_RxFifo6` = 5,  
`kSPI_RxFifo7` = 6,  
`kSPI_RxFifo8` = 7 }  
*rxFIFO watermark values*
- enum `_spi_data_width` {  
`kSPI_Data4Bits` = 3,  
`kSPI_Data5Bits` = 4,  
`kSPI_Data6Bits` = 5,  
`kSPI_Data7Bits` = 6,  
`kSPI_Data8Bits` = 7,  
`kSPI_Data9Bits` = 8,  
`kSPI_Data10Bits` = 9,  
`kSPI_Data11Bits` = 10,  
`kSPI_Data12Bits` = 11,  
`kSPI_Data13Bits` = 12,  
`kSPI_Data14Bits` = 13,  
`kSPI_Data15Bits` = 14,  
`kSPI_Data16Bits` = 15 }  
*Transfer data width.*
- enum `_spi_ssel` {

- ```

kSPI_Ssel0 = 0,
kSPI_Ssel1 = 1,
kSPI_Ssel2 = 2,
kSPI_Ssel3 = 3 }

```
- Slave select.*
- enum `_spi_spol`
ssel polarity
 - enum {
`kStatus_SPI_Busy = MAKE_STATUS(kStatusGroup_LPC_SPI, 0),`
`kStatus_SPI_Idle = MAKE_STATUS(kStatusGroup_LPC_SPI, 1),`
`kStatus_SPI_Error = MAKE_STATUS(kStatusGroup_LPC_SPI, 2),`
`kStatus_SPI_BaudrateNotSupport,`
`kStatus_SPI_Timeout = MAKE_STATUS(kStatusGroup_LPC_SPI, 4) }`
- SPI transfer status.*
- enum `_spi_interrupt_enable` {
`kSPI_RxLvlIrq = SPI_FIFOINTENSET_RXLVL_MASK,`
`kSPI_TxLvlIrq = SPI_FIFOINTENSET_TXLVL_MASK }`
- SPI interrupt sources.*
- enum `_spi_statusflags` {
`kSPI_TxEmptyFlag = SPI_FIFOSTAT_TXEMPTY_MASK,`
`kSPI_TxNotFullFlag = SPI_FIFOSTAT_TXNOTFULL_MASK,`
`kSPI_RxNotEmptyFlag = SPI_FIFOSTAT_RXNOTEMPTY_MASK,`
`kSPI_RxFullFlag = SPI_FIFOSTAT_RXFULL_MASK }`
- SPI status flags.*

Variables

- volatile `uint8_t s_dummyData []`
SPI default SSEL COUNT.

Driver version

- `#define FSL_SPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))`
SPI driver version.

15.3.2 Data Structure Documentation

15.3.2.1 struct `_spi_delay_config`

Note: The DLY register controls several programmable delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The maximum value of these delay time is 15.

Data Fields

- uint8_t [preDelay](#)
Delay between SSEL assertion and the beginning of transfer.
- uint8_t [postDelay](#)
Delay between the end of transfer and SSEL deassertion.
- uint8_t [frameDelay](#)
Delay between frame to frame.
- uint8_t [transferDelay](#)
Delay between transfer to transfer.

Field Documentation

- (1) [uint8_t _spi_delay_config::preDelay](#)
- (2) [uint8_t _spi_delay_config::postDelay](#)
- (3) [uint8_t _spi_delay_config::frameDelay](#)
- (4) [uint8_t _spi_delay_config::transferDelay](#)

15.3.2.2 struct _spi_master_config

Data Fields

- bool [enableLoopback](#)
Enable loopback for test purpose.
- bool [enableMaster](#)
Enable SPI at initialization time.
- [spi_clock_polarity_t](#) [polarity](#)
Clock polarity.
- [spi_clock_phase_t](#) [phase](#)
Clock phase.
- [spi_shift_direction_t](#) [direction](#)
MSB or LSB.
- uint32_t [baudRate_Bps](#)
Baud Rate for SPI in Hz.
- [spi_data_width_t](#) [dataWidth](#)
Width of the data.
- [spi_ssel_t](#) [sselNum](#)
Slave select number.
- [spi_spol_t](#) [sselPol](#)
Configure active CS polarity.
- uint8_t [txWatermark](#)
txFIFO watermark
- uint8_t [rxWatermark](#)
rxFIFO watermark
- [spi_delay_config_t](#) [delayConfig](#)
Delay configuration.

Field Documentation

(1) `spi_delay_config_t_spi_master_config::delayConfig`

15.3.2.3 struct `_spi_slave_config`

Data Fields

- bool `enableSlave`
Enable SPI at initialization time.
- `spi_clock_polarity_t` `polarity`
Clock polarity.
- `spi_clock_phase_t` `phase`
Clock phase.
- `spi_shift_direction_t` `direction`
MSB or LSB.
- `spi_data_width_t` `dataWidth`
Width of the data.
- `spi_spol_t` `sselPol`
Configure active CS polarity.
- `uint8_t` `txWatermark`
txFIFO watermark
- `uint8_t` `rxWatermark`
rxFIFO watermark

15.3.2.4 struct `_spi_transfer`

Data Fields

- `uint8_t *` `txData`
Send buffer.
- `uint8_t *` `rxData`
Receive buffer.
- `uint32_t` `configFlags`
Additional option to control transfer; `spi_xfer_option_t`.
- `size_t` `dataSize`
Transfer bytes.

Field Documentation

(1) `uint32_t_spi_transfer::configFlags`

15.3.2.5 struct `_spi_half_duplex_transfer`

Data Fields

- `uint8_t *` `txData`
Send buffer.
- `uint8_t *` `rxData`
Receive buffer.

- `size_t txDataSize`
Transfer bytes for transmit.
- `size_t rxDataSize`
Transfer bytes.
- `uint32_t configFlags`
Transfer configuration flags, [spi_xfer_option_t](#).
- `bool isPcsAssertInTransfer`
If PCS pin keep assert between transmit and receive.
- `bool isTransmitFirst`
True for transmit first and false for receive first.

Field Documentation

(1) `uint32_t _spi_half_duplex_transfer::configFlags`

(2) `bool _spi_half_duplex_transfer::isPcsAssertInTransfer`

true for assert and false for deassert.

(3) `bool _spi_half_duplex_transfer::isTransmitFirst`

15.3.2.6 `struct _spi_config`

15.3.2.7 `struct _spi_master_handle`

Data Fields

- `uint8_t *volatile txData`
Transfer buffer.
- `uint8_t *volatile rxData`
Receive buffer.
- `volatile size_t txRemainingBytes`
Number of data to be transmitted [in bytes].
- `volatile size_t rxRemainingBytes`
Number of data to be received [in bytes].
- `volatile int8_t toReceiveCount`
The number of data expected to receive in data width.
- `size_t totalByteCount`
A number of transfer bytes.
- `volatile uint32_t state`
SPI internal state.
- `spi_master_callback_t callback`
SPI callback.
- `void * userData`
Callback parameter.
- `uint8_t dataWidth`
Width of the data [Valid values: 1 to 16].
- `uint8_t sselNum`
Slave select number to be asserted when transferring data [Valid values: 0 to 3].
- `uint32_t configFlags`
Additional option to control transfer.

- uint8_t *txWatermark*
txFIFO watermark
- uint8_t *rxWatermark*
rxFIFO watermark

Field Documentation

(1) volatile int8_t _spi_master_handle::toReceiveCount

Since the received count and sent count should be the same to complete the transfer, if the sent count is x and the received count is y, toReceiveCount is x-y.

15.3.3 Macro Definition Documentation

15.3.3.1 #define FSL_SPI_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))

15.3.3.2 #define SPI_DUMMYDATA (0x00U)

15.3.3.3 #define SPI_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */

15.3.4 Typedef Documentation

15.3.4.1 typedef enum _spi_xfer_option spi_xfer_option_t

15.3.4.2 typedef enum _spi_shift_direction spi_shift_direction_t

15.3.4.3 typedef enum _spi_clock_polarity spi_clock_polarity_t

15.3.4.4 typedef enum _spi_clock_phase spi_clock_phase_t

15.3.4.5 typedef struct _spi_delay_config spi_delay_config_t

Note: The DLY register controls several programmable delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The maximum value of these delay time is 15.

15.3.4.6 typedef struct _spi_master_config spi_master_config_t

15.3.4.7 typedef struct _spi_slave_config spi_slave_config_t

15.3.4.8 typedef void(* flexcomm_spi_master_irq_handler_t)(SPI_Type *base, spi_master_handle_t *handle)

15.3.4.9 typedef void(* flexcomm_spi_slave_irq_handler_t)(SPI_Type *base, spi_slave_handle_t *handle)

15.3.5 Enumeration Type Documentation

15.3.5.1 enum _spi_xfer_option

Enumerator

kSPI_FrameDelay A delay may be inserted, defined in the DLY register.

kSPI_FrameAssert SSEL will be deasserted at the end of a transfer.

15.3.5.2 enum _spi_shift_direction

Enumerator

kSPI_MsbFirst Data transfers start with most significant bit.

kSPI_LsbFirst Data transfers start with least significant bit.

15.3.5.3 enum _spi_clock_polarity

Enumerator

kSPI_ClockPolarityActiveHigh Active-high SPI clock (idles low).

kSPI_ClockPolarityActiveLow Active-low SPI clock (idles high).

15.3.5.4 enum _spi_clock_phase

Enumerator

kSPI_ClockPhaseFirstEdge First edge on SCK occurs at the middle of the first cycle of a data transfer.

kSPI_ClockPhaseSecondEdge First edge on SCK occurs at the start of the first cycle of a data transfer.

15.3.5.5 enum _spi_txfifo_watermark

Enumerator

- kSPI_TxFifo0* SPI tx watermark is empty.
- kSPI_TxFifo1* SPI tx watermark at 1 item.
- kSPI_TxFifo2* SPI tx watermark at 2 items.
- kSPI_TxFifo3* SPI tx watermark at 3 items.
- kSPI_TxFifo4* SPI tx watermark at 4 items.
- kSPI_TxFifo5* SPI tx watermark at 5 items.
- kSPI_TxFifo6* SPI tx watermark at 6 items.
- kSPI_TxFifo7* SPI tx watermark at 7 items.

15.3.5.6 enum _spi_rxfifo_watermark

Enumerator

- kSPI_RxFifo1* SPI rx watermark at 1 item.
- kSPI_RxFifo2* SPI rx watermark at 2 items.
- kSPI_RxFifo3* SPI rx watermark at 3 items.
- kSPI_RxFifo4* SPI rx watermark at 4 items.
- kSPI_RxFifo5* SPI rx watermark at 5 items.
- kSPI_RxFifo6* SPI rx watermark at 6 items.
- kSPI_RxFifo7* SPI rx watermark at 7 items.
- kSPI_RxFifo8* SPI rx watermark at 8 items.

15.3.5.7 enum _spi_data_width

Enumerator

- kSPI_Data4Bits* 4 bits data width
- kSPI_Data5Bits* 5 bits data width
- kSPI_Data6Bits* 6 bits data width
- kSPI_Data7Bits* 7 bits data width
- kSPI_Data8Bits* 8 bits data width
- kSPI_Data9Bits* 9 bits data width
- kSPI_Data10Bits* 10 bits data width
- kSPI_Data11Bits* 11 bits data width
- kSPI_Data12Bits* 12 bits data width
- kSPI_Data13Bits* 13 bits data width
- kSPI_Data14Bits* 14 bits data width
- kSPI_Data15Bits* 15 bits data width
- kSPI_Data16Bits* 16 bits data width

15.3.5.8 enum _spi_ssel

Enumerator

kSPI_Ssel0 Slave select 0.
kSPI_Ssel1 Slave select 1.
kSPI_Ssel2 Slave select 2.
kSPI_Ssel3 Slave select 3.

15.3.5.9 anonymous enum

Enumerator

kStatus_SPI_Busy SPI bus is busy.
kStatus_SPI_Idle SPI is idle.
kStatus_SPI_Error SPI error.
kStatus_SPI_BaudrateNotSupport Baudrate is not support in current clock source.
kStatus_SPI_Timeout SPI timeout polling status flags.

15.3.5.10 enum _spi_interrupt_enable

Enumerator

kSPI_RxLvllrq Rx level interrupt.
kSPI_TxLvllrq Tx level interrupt.

15.3.5.11 enum _spi_statusflags

Enumerator

kSPI_TxEmptyFlag txFifo is empty
kSPI_TxNotFullFlag txFifo is not full
kSPI_RxNotEmptyFlag rxFIFO is not empty
kSPI_RxFullFlag rxFIFO is full

15.3.6 Variable Documentation

15.3.6.1 volatile uint8_t s_dummyData[]

Global variable for dummy data value setting.

15.4 SPI DMA Driver

15.4.1 Overview

This section describes the programming interface of the SPI DMA driver.

Files

- file [fsl_spi_dma.h](#)

Data Structures

- struct [_spi_dma_handle](#)
SPI DMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- typedef void(* [spi_dma_callback_t](#))(SPI_Type *base, [spi_dma_handle_t](#) *handle, [status_t](#) status, void *userData)
SPI DMA callback called at the end of transfer.

Driver version

- #define [FSL_SPI_DMA_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 2, 1))
SPI DMA driver version 2.1.1.

DMA Transactional

- [status_t SPI_MasterTransferCreateHandleDMA](#) (SPI_Type *base, [spi_dma_handle_t](#) *handle, [spi_dma_callback_t](#) callback, void *userData, [dma_handle_t](#) *txHandle, [dma_handle_t](#) *rxHandle)
Initialize the SPI master DMA handle.
- [status_t SPI_MasterTransferDMA](#) (SPI_Type *base, [spi_dma_handle_t](#) *handle, [spi_transfer_t](#) *xfer)
Perform a non-blocking SPI transfer using DMA.
- [status_t SPI_MasterHalfDuplexTransferDMA](#) (SPI_Type *base, [spi_dma_handle_t](#) *handle, [spi_half_duplex_transfer_t](#) *xfer)
Transfers a block of data using a DMA method.
- static [status_t SPI_SlaveTransferCreateHandleDMA](#) (SPI_Type *base, [spi_dma_handle_t](#) *handle, [spi_dma_callback_t](#) callback, void *userData, [dma_handle_t](#) *txHandle, [dma_handle_t](#) *rxHandle)
Initialize the SPI slave DMA handle.
- static [status_t SPI_SlaveTransferDMA](#) (SPI_Type *base, [spi_dma_handle_t](#) *handle, [spi_transfer_t](#) *xfer)
Perform a non-blocking SPI transfer using DMA.

- void `SPI_MasterTransferAbortDMA` (`SPI_Type *base`, `spi_dma_handle_t *handle`)
Abort a SPI transfer using DMA.
- `status_t SPI_MasterTransferGetCountDMA` (`SPI_Type *base`, `spi_dma_handle_t *handle`, `size_t *count`)
Gets the master DMA transfer remaining bytes.
- static void `SPI_SlaveTransferAbortDMA` (`SPI_Type *base`, `spi_dma_handle_t *handle`)
Abort a SPI transfer using DMA.
- static `status_t SPI_SlaveTransferGetCountDMA` (`SPI_Type *base`, `spi_dma_handle_t *handle`, `size_t *count`)
Gets the slave DMA transfer remaining bytes.

15.4.2 Data Structure Documentation

15.4.2.1 struct `_spi_dma_handle`

Data Fields

- volatile bool `txInProgress`
Send transfer finished.
- volatile bool `rxInProgress`
Receive transfer finished.
- `uint8_t bytesPerFrame`
Bytes in a frame for SPI transfer.
- `uint8_t lastwordBytes`
The Bytes of lastword for master.
- `dma_handle_t * txHandle`
DMA handler for SPI send.
- `dma_handle_t * rxHandle`
DMA handler for SPI receive.
- `spi_dma_callback_t callback`
Callback for SPI DMA transfer.
- void * `userData`
User Data for SPI DMA callback.
- `uint32_t state`
Internal state of SPI DMA transfer.
- `size_t transferSize`
Bytes need to be transfer.
- `uint32_t instance`
Index of SPI instance.
- `uint8_t * txNextData`
The pointer of next time tx data.
- `uint8_t * txEndData`
The pointer of end of data.
- `uint8_t * rxNextData`
The pointer of next time rx data.
- `uint8_t * rxEndData`
The pointer of end of rx data.
- `uint32_t dataBytesEveryTime`
Bytes in a time for DMA transfer, default is `DMA_MAX_TRANSFER_COUNT`.

15.4.3 Macro Definition Documentation

15.4.3.1 `#define FSL_SPI_DMA_DRIVER_VERSION (MAKE_VERSION(2, 2, 1))`

15.4.4 Typedef Documentation

15.4.4.1 `typedef void(* spi_dma_callback_t)(SPI_Type *base, spi_dma_handle_t *handle, status_t status, void *userData)`

15.4.5 Function Documentation

15.4.5.1 `status_t SPI_MasterTransferCreateHandleDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_dma_callback_t callback, void * userData, dma_handle_t * txHandle, dma_handle_t * rxHandle)`

This function initializes the SPI master DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

15.4.5.2 `status_t SPI_MasterTransferDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_transfer_t * xfer)`

Note

This interface returned immediately after transfer initiates, users should call `SPI_GetTransferStatus` to poll the transfer status to check whether SPI transfer finished.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

15.4.5.3 `status_t SPI_MasterHalfDuplexTransferDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_half_duplex_transfer_t * xfer)`

This function using polling way to do the first half transmission and using DMA way to do the second half transmission, the transfer mechanism is half-duplex. When do the second half transmission, code will return right away. When all data is transferred, the callback function is called.

Parameters

<i>base</i>	SPI base pointer
<i>handle</i>	A pointer to the <code>spi_master_dma_handle_t</code> structure which stores the transfer state.
<i>xfer</i>	A pointer to the <code>spi_half_duplex_transfer_t</code> structure.

Returns

status of `status_t`.

15.4.5.4 `static status_t SPI_SlaveTransferCreateHandleDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_dma_callback_t callback, void * userData, dma_handle_t * txHandle, dma_handle_t * rxHandle) [inline], [static]`

This function initializes the SPI slave DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

15.4.5.5 `static status_t SPI_SlaveTransferDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_transfer_t * xfer) [inline], [static]`

Note

This interface returned immediately after transfer initiates, users should call `SPI_GetTransferStatus` to poll the transfer status to check whether SPI transfer finished.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

15.4.5.6 void SPI_MasterTransferAbortDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*)

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

15.4.5.7 status_t SPI_MasterTransferGetCountDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, size_t * *count*)

This function gets the master DMA transfer remaining bytes.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

Returns

status of status_t.

15.4.5.8 static void SPI_SlaveTransferAbortDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*) [inline], [static]

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

15.4.5.9 static status_t SPI_SlaveTransferGetCountDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, size_t * *count*) [inline], [static]

This function gets the slave DMA transfer remaining bytes.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

Returns

status of status_t.

15.5 SPI CMSIS driver

This section describes the programming interface of the SPI Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

15.5.1 Function groups

15.5.1.1 SPI CMSIS GetVersion Operation

This function group will return the SPI CMSIS Driver version to user.

15.5.1.2 SPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

15.5.1.3 SPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

15.5.1.4 SPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

15.5.1.5 SPI CMSIS Status Operation

This function group gets the SPI transfer status.

15.5.1.6 SPI CMSIS Control Operation

This function can configure instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and other control command.

15.5.2 Typical use case

15.5.2.1 Master Operation

```

/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*SPI master init*/
DRIVER_MASTER_SPI.Initialize(SPI_MasterSignalEvent_t);
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_MASTER_SPI.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
DRIVER_MASTER_SPI.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_OFF);

/* Master uninitialized */
DRIVER_MASTER_SPI.Uninitialize();

```

15.5.2.2 Slave Operation

```

/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*SPI slave init*/
DRIVER_SLAVE_SPI.Initialize(SPI_SlaveSignalEvent_t);
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_SLAVE_SPI.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
DRIVER_SLAVE_SPI.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_OFF);

/* slave uninitialized */
DRIVER_SLAVE_SPI.Uninitialize();

```

Chapter 16

USART: Universal Synchronous/Asynchronous Receiver/-Transmitter Driver

16.1 Overview

The MCUXpresso SDK provides a peripheral UART driver for the Universal Synchronous Receiver/-Transmitter (USART) module of MCUXpresso SDK devices. Driver does not support synchronous mode.

The USART driver includes two parts: functional APIs and transactional APIs.

Functional APIs are used for USART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the USART peripheral and know how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. USART functional operation groups provide the functional APIs set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `usart_handle_t` as the second parameter. Initialize the handle by calling the [USART_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer, which means that the functions [USART_TransferSendNonBlocking\(\)](#) and [USART_TransferReceiveNonBlocking\(\)](#) set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_USART_TxIdle` and `kStatus_USART_RxIdle`.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the [USART_TransferCreateHandle\(\)](#). If passing NULL, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The [USART_TransferReceiveNonBlocking\(\)](#) function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the `kStatus_USART_RxIdle`.

If the receive ring buffer is full, the upper layer is informed through a callback with the `kStatus_USART_RxRingBufferOverrun`. In the callback function, the upper layer reads data out from the ring buffer. If not, the oldest data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code:

```
USART_TransferCreateHandle(USART0, &handle, USART_UserCallback, NULL);
```

In this example, the buffer size is 32, but only 31 bytes are used for saving data.

16.2 Typical use case

16.2.1 USART Send/receive using a polling method

```
uint8_t ch;
USART_GetDefaultConfig(&user_config);
user_config.baudRate_Bps = 115200U;
user_config.enableTx = true;
user_config.enableRx = true;

USART_Init(USART1, &user_config, 120000000U);

while(1)
{
    USART_ReadBlocking(USART1, &ch, 1);
    USART_WriteBlocking(USART1, &ch, 1);
}
```

16.2.2 USART Send/receive using an interrupt method

```
usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_USART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);
    USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);

    // Prepare to send.
    sendXfer.data = sendData;
    sendXfer.dataSize = sizeof(sendData);
    txFinished = false;

    // Send out.
    USART_TransferSendNonBlocking(USART1, &g_usartHandle, &sendXfer);
}
```

```

// Wait send finished.
while (!txFinished)
{
}

// Prepare to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer,
    NULL);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

16.2.3 USART Receive using the ringbuffer feature

```

#define RING_BUFFER_SIZE 64
#define RX_DATA_SIZE 32

usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t receiveData[RX_DATA_SIZE];
uint8_t ringBuffer[RING_BUFFER_SIZE];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    size_t bytesRead;
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);
    USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);
    USART_TransferStartRingBuffer(USART1, &g_usartHandle, ringBuffer,
        RING_BUFFER_SIZE);
    // Now the RX is working in background, receive in to ring buffer.

    // Prepare to receive.
    receiveXfer.data = receiveData;
    receiveXfer.dataSize = sizeof(receiveData);
}

```

```

rxFinished = false;

// Receive.
USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer);

if (bytesRead = RX_DATA_SIZE) /* Have read enough data. */
{
    ;
}
else
{
    if (bytesRead) /* Received some data, process first. */
    {
        ;
    }

    // Wait receive finished.
    while (!rxFinished)
    {
    }
}

// ...
}

```

16.2.4 USART Send/Receive using the DMA method

```

usart_handle_t g_usartHandle;
dma_handle_t g_usartTxDmaHandle;
dma_handle_t g_usartRxDmaHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_USART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);

    // Set up the DMA

```

```

DMA_Init(DMA0);
DMA_EnableChannel(DMA0, USART_TX_DMA_CHANNEL);
DMA_EnableChannel(DMA0, USART_RX_DMA_CHANNEL);

DMA_CreateHandle(&g_usartTxDmaHandle, DMA0, USART_TX_DMA_CHANNEL);
DMA_CreateHandle(&g_usartRxDmaHandle, DMA0, USART_RX_DMA_CHANNEL);

USART_TransferCreateHandleDMA(USART1, &g_usartHandle, USART_UserCallback,
    NULL, &g_usartTxDmaHandle, &g_usartRxDmaHandle);

// Prepare to send.
sendXfer.data = sendData;
sendXfer.dataSize = sizeof(sendData);
txFinished = false;

// Send out.
USART_TransferSendDMA(USART1, &g_usartHandle, &sendXfer);

// Wait send finished.
while (!txFinished)
{
}

// Prepare to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveDMA(USART1, &g_usartHandle, &receiveXfer);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

Modules

- [USART CMSIS Driver](#)
- [USART DMA Driver](#)
- [USART Driver](#)

16.3 USART Driver

16.3.1 Overview

Data Structures

- struct `_usart_config`
USART configuration structure. [More...](#)
- struct `_usart_transfer`
USART transfer structure. [More...](#)
- struct `_usart_handle`
USART handle structure. [More...](#)

Macros

- `#define UART_RETRY_TIMES 0U`
Retry times for waiting flag.

Typedefs

- typedef enum `_usart_sync_mode usart_sync_mode_t`
USART synchronous mode.
- typedef enum `_usart_parity_mode usart_parity_mode_t`
USART parity mode.
- typedef enum `_usart_stop_bit_count usart_stop_bit_count_t`
USART stop bit count.
- typedef enum `_usart_data_len usart_data_len_t`
USART data size.
- typedef enum `_usart_clock_polarity usart_clock_polarity_t`
USART clock polarity configuration, used in sync mode.
- typedef enum `_usart_txfifo_watermark usart_txfifo_watermark_t`
txFIFO watermark values
- typedef enum `_usart_rxfifo_watermark usart_rxfifo_watermark_t`
rxFIFO watermark values
- typedef struct `_usart_config usart_config_t`
USART configuration structure.
- typedef struct `_usart_transfer usart_transfer_t`
USART transfer structure.
- typedef void(* `usart_transfer_callback_t`)(USART_Type *base, `usart_handle_t` *handle, `status_t` status, void *userData)
USART transfer callback function.
- typedef void(* `flexcomm_usart_irq_handler_t`)(USART_Type *base, `usart_handle_t` *handle)
Typedef for usart interrupt handler.

Enumerations

- enum {
 - kStatus_USART_TxBusy = MAKE_STATUS(kStatusGroup_LPC_USART, 0),
 - kStatus_USART_RxBusy = MAKE_STATUS(kStatusGroup_LPC_USART, 1),
 - kStatus_USART_TxIdle = MAKE_STATUS(kStatusGroup_LPC_USART, 2),
 - kStatus_USART_RxIdle = MAKE_STATUS(kStatusGroup_LPC_USART, 3),
 - kStatus_USART_TxError = MAKE_STATUS(kStatusGroup_LPC_USART, 7),
 - kStatus_USART_RxError = MAKE_STATUS(kStatusGroup_LPC_USART, 9),
 - kStatus_USART_RxRingBufferOverrun = MAKE_STATUS(kStatusGroup_LPC_USART, 8),
 - kStatus_USART_NoiseError = MAKE_STATUS(kStatusGroup_LPC_USART, 10),
 - kStatus_USART_FramingError = MAKE_STATUS(kStatusGroup_LPC_USART, 11),
 - kStatus_USART_ParityError = MAKE_STATUS(kStatusGroup_LPC_USART, 12),
 - kStatus_USART_BaudrateNotSupport }

Error codes for the USART driver.
- enum _usart_sync_mode {
 - kUSART_SyncModeDisabled = 0x0U,
 - kUSART_SyncModeSlave = 0x2U,
 - kUSART_SyncModeMaster = 0x3U }

USART synchronous mode.
- enum _usart_parity_mode {
 - kUSART_ParityDisabled = 0x0U,
 - kUSART_ParityEven = 0x2U,
 - kUSART_ParityOdd = 0x3U }

USART parity mode.
- enum _usart_stop_bit_count {
 - kUSART_OneStopBit = 0U,
 - kUSART_TwoStopBit = 1U }

USART stop bit count.
- enum _usart_data_len {
 - kUSART_7BitsPerChar = 0U,
 - kUSART_8BitsPerChar = 1U }

USART data size.
- enum _usart_clock_polarity {
 - kUSART_RxSampleOnFallingEdge = 0x0U,
 - kUSART_RxSampleOnRisingEdge = 0x1U }

USART clock polarity configuration, used in sync mode.
- enum _usart_txfifo_watermark {
 - kUSART_TxFifo0 = 0,
 - kUSART_TxFifo1 = 1,
 - kUSART_TxFifo2 = 2,
 - kUSART_TxFifo3 = 3,
 - kUSART_TxFifo4 = 4,
 - kUSART_TxFifo5 = 5,
 - kUSART_TxFifo6 = 6,
 - kUSART_TxFifo7 = 7 }

- txFIFO watermark values*
 - enum `_usart_rxfifo_watermark` {
 - `kUSART_RxFifo1 = 0,`
 - `kUSART_RxFifo2 = 1,`
 - `kUSART_RxFifo3 = 2,`
 - `kUSART_RxFifo4 = 3,`
 - `kUSART_RxFifo5 = 4,`
 - `kUSART_RxFifo6 = 5,`
 - `kUSART_RxFifo7 = 6,`
 - `kUSART_RxFifo8 = 7 }`
 - rxFIFO watermark values*
 - enum `_usart_interrupt_enable` { ,
 - `kUSART_TxIdleInterruptEnable = (USART_INTENSET_TXIDLEEN_MASK << 16U),`
 - `kUSART_CtsChangeInterruptEnable,`
 - `kUSART_RxBreakChangeInterruptEnable,`
 - `kUSART_RxStartInterruptEnable = (USART_INTENSET_STARTEN_MASK),`
 - `kUSART_FramingErrorInterruptEnable = (USART_INTENSET_FRAMERREN_MASK),`
 - `kUSART_ParityErrorInterruptEnable = (USART_INTENSET_PARITYERREN_MASK),`
 - `kUSART_NoiseErrorInterruptEnable = (USART_INTENSET_RXNOISEEN_MASK),`
 - `kUSART_AutoBaudErrorInterruptEnable = (USART_INTENSET_ABERREN_MASK) }`
 - USART interrupt configuration structure, default settings all disabled.*
 - enum `_usart_flags` {
 - `kUSART_TxError = (USART_FIFOSTAT_TXERR_MASK),`
 - `kUSART_RxError = (USART_FIFOSTAT_RXERR_MASK),`
 - `kUSART_TxFifoEmptyFlag = (USART_FIFOSTAT_TXEMPTY_MASK),`
 - `kUSART_TxFifoNotFullFlag = (USART_FIFOSTAT_TXNOTFULL_MASK),`
 - `kUSART_RxFifoNotEmptyFlag = (USART_FIFOSTAT_RXNOTEMPTY_MASK),`
 - `kUSART_RxFifoFullFlag = (USART_FIFOSTAT_RXFULL_MASK),`
 - `kUSART_RxIdleFlag = (USART_STAT_RXIDLE_MASK << 16U),`
 - `kUSART_TxIdleFlag = (USART_STAT_TXIDLE_MASK << 16U),`
 - `kUSART_CtsAssertFlag = (USART_STAT_CTS_MASK << 16U),`
 - `kUSART_CtsChangeFlag = (USART_STAT_DELTACTS_MASK << 16U),`
 - `kUSART_BreakDetectFlag = (USART_STAT_RXBRK_MASK),`
 - `kUSART_BreakDetectChangeFlag = (USART_STAT_DELTARXBRK_MASK),`
 - `kUSART_RxStartFlag = (USART_STAT_START_MASK),`
 - `kUSART_FramingErrorFlag = (USART_STAT_FRAMERRINT_MASK),`
 - `kUSART_ParityErrorFlag = (USART_STAT_PARITYERRINT_MASK),`
 - `kUSART_NoiseErrorFlag = (USART_STAT_RXNOISEINT_MASK),`
 - `kUSART_AutobaudErrorFlag = (USART_STAT_ABERR_MASK) }`
 - USART status flags.*

Functions

- `uint32_t USART_GetInstance` (`USART_Type *base`)
 - Returns instance number for USART peripheral base address.*

Driver version

- #define `FSL_USART_DRIVER_VERSION` (`MAKE_VERSION(2, 8, 3)`)
USART driver version.

Initialization and deinitialization

- `status_t USART_Init` (`USART_Type *base`, `const usart_config_t *config`, `uint32_t srcClock_Hz`)
Initializes a USART instance with user configuration structure and peripheral clock.
- `void USART_Deinit` (`USART_Type *base`)
Deinitializes a USART instance.
- `void USART_GetDefaultConfig` (`usart_config_t *config`)
Gets the default configuration structure.
- `status_t USART_SetBaudRate` (`USART_Type *base`, `uint32_t baudrate_Bps`, `uint32_t srcClock_Hz`)
Sets the USART instance baud rate.
- `status_t USART_Enable32kMode` (`USART_Type *base`, `uint32_t baudRate_Bps`, `bool enableMode32k`, `uint32_t srcClock_Hz`)
Enable 32 kHz mode which USART uses clock from the RTC oscillator as the clock source.
- `void USART_Enable9bitMode` (`USART_Type *base`, `bool enable`)
Enable 9-bit data mode for USART.
- `static void USART_SetMatchAddress` (`USART_Type *base`, `uint8_t address`)
Set the USART slave address.
- `static void USART_EnableMatchAddress` (`USART_Type *base`, `bool match`)
Enable the USART match address feature.

Status

- `static uint32_t USART_GetStatusFlags` (`USART_Type *base`)
Get USART status flags.
- `static void USART_ClearStatusFlags` (`USART_Type *base`, `uint32_t mask`)
Clear USART status flags.

Interrupts

- `static void USART_EnableInterrupts` (`USART_Type *base`, `uint32_t mask`)
Enables USART interrupts according to the provided mask.
- `static void USART_DisableInterrupts` (`USART_Type *base`, `uint32_t mask`)
Disables USART interrupts according to a provided mask.
- `static uint32_t USART_GetEnabledInterrupts` (`USART_Type *base`)
Returns enabled USART interrupts.
- `static void USART_EnableTxDMA` (`USART_Type *base`, `bool enable`)
Enable DMA for Tx.
- `static void USART_EnableRxDMA` (`USART_Type *base`, `bool enable`)
Enable DMA for Rx.
- `static void USART_EnableCTS` (`USART_Type *base`, `bool enable`)
Enable CTS.

- static void [USART_EnableContinuousSCLK](#) (USART_Type *base, bool enable)
Continuous Clock generation.
- static void [USART_EnableAutoClearSCLK](#) (USART_Type *base, bool enable)
Enable Continuous Clock generation bit auto clear.
- static void [USART_SetRxFifoWatermark](#) (USART_Type *base, uint8_t water)
Sets the rx FIFO watermark.
- static void [USART_SetTxFifoWatermark](#) (USART_Type *base, uint8_t water)
Sets the tx FIFO watermark.

Bus Operations

- static void [USART_WriteByte](#) (USART_Type *base, uint8_t data)
Writes to the FIFOWR register.
- static uint8_t [USART_ReadByte](#) (USART_Type *base)
Reads the FIFORD register directly.
- static uint8_t [USART_GetRxFifoCount](#) (USART_Type *base)
Gets the rx FIFO data count.
- static uint8_t [USART_GetTxFifoCount](#) (USART_Type *base)
Gets the tx FIFO data count.
- void [USART_SendAddress](#) (USART_Type *base, uint8_t address)
Transmit an address frame in 9-bit data mode.
- [status_t USART_WriteBlocking](#) (USART_Type *base, const uint8_t *data, size_t length)
Writes to the TX register using a blocking method.
- [status_t USART_ReadBlocking](#) (USART_Type *base, uint8_t *data, size_t length)
Read RX data register using a blocking method.

Transactional

- [status_t USART_TransferCreateHandle](#) (USART_Type *base, [usart_handle_t](#) *handle, [usart_transfer_callback_t](#) callback, void *userData)
Initializes the USART handle.
- [status_t USART_TransferSendNonBlocking](#) (USART_Type *base, [usart_handle_t](#) *handle, [usart_transfer_t](#) *xfer)
Transmits a buffer of data using the interrupt method.
- void [USART_TransferStartRingBuffer](#) (USART_Type *base, [usart_handle_t](#) *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void [USART_TransferStopRingBuffer](#) (USART_Type *base, [usart_handle_t](#) *handle)
Aborts the background transfer and uninstalls the ring buffer.
- size_t [USART_TransferGetRxRingBufferLength](#) ([usart_handle_t](#) *handle)
Get the length of received data in RX ring buffer.
- void [USART_TransferAbortSend](#) (USART_Type *base, [usart_handle_t](#) *handle)
Aborts the interrupt-driven data transmit.
- [status_t USART_TransferGetSendCount](#) (USART_Type *base, [usart_handle_t](#) *handle, uint32_t *count)
Get the number of bytes that have been sent out to bus.
- [status_t USART_TransferReceiveNonBlocking](#) (USART_Type *base, [usart_handle_t](#) *handle, [usart_transfer_t](#) *xfer, size_t *receivedBytes)

- *Receives a buffer of data using an interrupt method.*
- void **USART_TransferAbortReceive** (USART_Type *base, **usart_handle_t** *handle)
Aborts the interrupt-driven data receiving.
- **status_t USART_TransferGetReceiveCount** (USART_Type *base, **usart_handle_t** *handle, uint32_t *count)
Get the number of bytes that have been received.
- void **USART_TransferHandleIRQ** (USART_Type *base, **usart_handle_t** *handle)
USART IRQ handle function.

16.3.2 Data Structure Documentation

16.3.2.1 struct _usart_config

Data Fields

- uint32_t **baudRate_Bps**
USART baud rate.
- **usart_parity_mode_t parityMode**
Parity mode, disabled (default), even, odd.
- **usart_stop_bit_count_t stopBitCount**
Number of stop bits, 1 stop bit (default) or 2 stop bits.
- **usart_data_len_t bitCountPerChar**
Data length - 7 bit, 8 bit.
- bool **loopback**
Enable peripheral loopback.
- bool **enableRx**
Enable RX.
- bool **enableTx**
Enable TX.
- bool **enableContinuousSCLK**
USART continuous Clock generation enable in synchronous master mode.
- bool **enableMode32k**
USART uses 32 kHz clock from the RTC oscillator as the clock source.
- bool **enableHardwareFlowControl**
Enable hardware control RTS/CTS.
- **usart_txfifo_watermark_t txWatermark**
txFIFO watermark
- **usart_rxfifo_watermark_t rxWatermark**
rxFIFO watermark
- **usart_sync_mode_t syncMode**
Transfer mode select - asynchronous, synchronous master, synchronous slave.
- **usart_clock_polarity_t clockPolarity**
Selects the clock polarity and sampling edge in synchronous mode.

Field Documentation

- (1) `bool _usart_config::enableContinuousSCLK`
- (2) `bool _usart_config::enableMode32k`
- (3) `usart_sync_mode_t _usart_config::syncMode`
- (4) `usart_clock_polarity_t _usart_config::clockPolarity`

16.3.2.2 struct _usart_transfer**Data Fields**

- `size_t dataSize`
The byte count to be transfer.
- `uint8_t * data`
The buffer of data to be transfer.
- `uint8_t * rxData`
The buffer to receive data.
- `const uint8_t * txData`
The buffer of data to be sent.

Field Documentation

- (1) `uint8_t* _usart_transfer::data`
- (2) `uint8_t* _usart_transfer::rxData`
- (3) `const uint8_t* _usart_transfer::txData`
- (4) `size_t _usart_transfer::dataSize`

16.3.2.3 struct _usart_handle**Data Fields**

- `const uint8_t *volatile txData`
Address of remaining data to send.
- `volatile size_t txDataSize`
Size of the remaining data to send.
- `size_t txDataSizeAll`
Size of the data to send out.
- `uint8_t *volatile rxData`
Address of remaining data to receive.
- `volatile size_t rxDataSize`
Size of the remaining data to receive.
- `size_t rxDataSizeAll`
Size of the data to receive.
- `uint8_t * rxRingBuffer`
Start address of the receiver ring buffer.

- `size_t rxRingBufferSize`
Size of the ring buffer.
- `volatile uint16_t rxRingBufferHead`
Index for the driver to store received data into ring buffer.
- `volatile uint16_t rxRingBufferTail`
Index for the user to get data from the ring buffer.
- `usart_transfer_callback_t callback`
Callback function.
- `void * userData`
USART callback function parameter.
- `volatile uint8_t txState`
TX transfer state.
- `volatile uint8_t rxState`
RX transfer state.
- `uint8_t txWatermark`
txFIFO watermark
- `uint8_t rxWatermark`
rxFIFO watermark

Field Documentation

- (1) `const uint8_t* volatile _usart_handle::txData`
- (2) `volatile size_t _usart_handle::txDataSize`
- (3) `size_t _usart_handle::txDataSizeAll`
- (4) `uint8_t* volatile _usart_handle::rxData`
- (5) `volatile size_t _usart_handle::rxDataSize`
- (6) `size_t _usart_handle::rxDataSizeAll`
- (7) `uint8_t* _usart_handle::rxRingBuffer`
- (8) `size_t _usart_handle::rxRingBufferSize`
- (9) `volatile uint16_t _usart_handle::rxRingBufferHead`
- (10) `volatile uint16_t _usart_handle::rxRingBufferTail`
- (11) `usart_transfer_callback_t _usart_handle::callback`
- (12) `void* _usart_handle::userData`
- (13) `volatile uint8_t _usart_handle::txState`

16.3.3 Macro Definition Documentation

16.3.3.1 #define FSL_USART_DRIVER_VERSION (MAKE_VERSION(2, 8, 3))

16.3.3.2 #define UART_RETRY_TIMES 0U

Defining to zero means to keep waiting for the flag until it is assert/deassert in blocking transfer, otherwise the program will wait until the `UART_RETRY_TIMES` counts down to 0, if the flag still remains unchanged then program will return `kStatus_USART_Timeout`. It is not advised to use this macro in formal application to prevent any hardware error because the actual wait period is affected by the compiler and optimization.

16.3.4 Typedef Documentation

16.3.4.1 typedef enum `_usart_sync_mode` `usart_sync_mode_t`

16.3.4.2 typedef enum `_usart_parity_mode` `usart_parity_mode_t`

16.3.4.3 typedef enum `_usart_stop_bit_count` `usart_stop_bit_count_t`

16.3.4.4 typedef enum `_usart_data_len` `usart_data_len_t`

16.3.4.5 typedef enum `_usart_clock_polarity` `usart_clock_polarity_t`

16.3.4.6 typedef struct `_usart_config` `usart_config_t`

16.3.4.7 typedef struct `_usart_transfer` `usart_transfer_t`

16.3.4.8 typedef void(* `usart_transfer_callback_t`)(`USART_Type *base`, `usart_handle_t *handle`, `status_t status`, `void *userData`)

16.3.4.9 typedef void(* `flexcomm_usart_irq_handler_t`)(`USART_Type *base`, `usart_handle_t *handle`)

16.3.5 Enumeration Type Documentation

16.3.5.1 anonymous enum

Enumerator

`kStatus_USART_TxBusy` Transmitter is busy.
`kStatus_USART_RxBusy` Receiver is busy.
`kStatus_USART_TxIdle` USART transmitter is idle.
`kStatus_USART_RxIdle` USART receiver is idle.
`kStatus_USART_TxError` Error happens on txFIFO.
`kStatus_USART_RxError` Error happens on rxFIFO.
`kStatus_USART_RxRingBufferOverrun` Error happens on rx ring buffer.
`kStatus_USART_NoiseError` USART noise error.
`kStatus_USART_FramingError` USART framing error.
`kStatus_USART_ParityError` USART parity error.
`kStatus_USART_BaudrateNotSupport` Baudrate is not support in current clock source.

16.3.5.2 enum `_usart_sync_mode`

Enumerator

`kUSART_SyncModeDisabled` Asynchronous mode.

kUSART_SyncModeSlave Synchronous slave mode.
kUSART_SyncModeMaster Synchronous master mode.

16.3.5.3 enum _usart_parity_mode

Enumerator

kUSART_ParityDisabled Parity disabled.
kUSART_ParityEven Parity enabled, type even, bit setting: PE|PT = 10.
kUSART_ParityOdd Parity enabled, type odd, bit setting: PE|PT = 11.

16.3.5.4 enum _usart_stop_bit_count

Enumerator

kUSART_OneStopBit One stop bit.
kUSART_TwoStopBit Two stop bits.

16.3.5.5 enum _usart_data_len

Enumerator

kUSART_7BitsPerChar Seven bit mode.
kUSART_8BitsPerChar Eight bit mode.

16.3.5.6 enum _usart_clock_polarity

Enumerator

kUSART_RxSampleOnFallingEdge Un_RXD is sampled on the falling edge of SCLK.
kUSART_RxSampleOnRisingEdge Un_RXD is sampled on the rising edge of SCLK.

16.3.5.7 enum _usart_txfifo_watermark

Enumerator

kUSART_TxFifo0 USART tx watermark is empty.
kUSART_TxFifo1 USART tx watermark at 1 item.
kUSART_TxFifo2 USART tx watermark at 2 items.
kUSART_TxFifo3 USART tx watermark at 3 items.
kUSART_TxFifo4 USART tx watermark at 4 items.

kUSART_TxFifo5 USART tx watermark at 5 items.
kUSART_TxFifo6 USART tx watermark at 6 items.
kUSART_TxFifo7 USART tx watermark at 7 items.

16.3.5.8 enum _usart_rxfifo_watermark

Enumerator

kUSART_RxFifo1 USART rx watermark at 1 item.
kUSART_RxFifo2 USART rx watermark at 2 items.
kUSART_RxFifo3 USART rx watermark at 3 items.
kUSART_RxFifo4 USART rx watermark at 4 items.
kUSART_RxFifo5 USART rx watermark at 5 items.
kUSART_RxFifo6 USART rx watermark at 6 items.
kUSART_RxFifo7 USART rx watermark at 7 items.
kUSART_RxFifo8 USART rx watermark at 8 items.

16.3.5.9 enum _usart_interrupt_enable

Enumerator

kUSART_TxIdleInterruptEnable Transmitter idle.
kUSART_CtsChangeInterruptEnable Change in the state of the CTS input.
kUSART_RxBreakChangeInterruptEnable Break condition asserted or deasserted.
kUSART_RxStartInterruptEnable Rx start bit detected.
kUSART_FramingErrorInterruptEnable Framing error detected.
kUSART_ParityErrorInterruptEnable Parity error detected.
kUSART_NoiseErrorInterruptEnable Noise error detected.
kUSART_AutoBaudErrorInterruptEnable Auto baudrate error detected.

16.3.5.10 enum _usart_flags

This provides constants for the USART status flags for use in the USART functions.

Enumerator

kUSART_TxError TEERR bit, sets if TX buffer is error.
kUSART_RxError RXERR bit, sets if RX buffer is error.
kUSART_TxFifoEmptyFlag TXEMPTY bit, sets if TX buffer is empty.
kUSART_TxFifoNotFullFlag TXNOTFULL bit, sets if TX buffer is not full.
kUSART_RxFifoNotEmptyFlag RXNOEMPTY bit, sets if RX buffer is not empty.
kUSART_RxFifoFullFlag RXFULL bit, sets if RX buffer is full.
kUSART_RxIdleFlag Receiver idle.

- kUSART_TxIdleFlag* Transmitter idle.
- kUSART_CtsAssertFlag* CTS signal high.
- kUSART_CtsChangeFlag* CTS signal changed interrupt status.
- kUSART_BreakDetectFlag* Break detected. Self cleared when rx pin goes high again.
- kUSART_BreakDetectChangeFlag* Break detect change interrupt flag. A change in the state of receiver break detection.
- kUSART_RxStartFlag* Rx start bit detected interrupt flag.
- kUSART_FramingErrorFlag* Framing error interrupt flag.
- kUSART_ParityErrorFlag* parity error interrupt flag.
- kUSART_NoiseErrorFlag* Noise error interrupt flag.
- kUSART_AutobaudErrorFlag* Auto baudrate error interrupt flag, caused by the baudrate counter timeout before the end of start bit.

16.3.6 Function Documentation

16.3.6.1 uint32_t USART_GetInstance (USART_Type * *base*)

16.3.6.2 status_t USART_Init (USART_Type * *base*, const usart_config_t * *config*, uint32_t *srcClock_Hz*)

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the [USART_GetDefaultConfig\(\)](#) function. Example below shows how to use this API to configure USART.

```
* usart_config_t usartConfig;
* usartConfig.baudRate_Bps = 115200U;
* usartConfig.parityMode = kUSART_ParityDisabled;
* usartConfig.stopBitCount = kUSART_OneStopBit;
* USART_Init(USART1, &usartConfig, 20000000U);
*
```

Parameters

<i>base</i>	USART peripheral base address.
<i>config</i>	Pointer to user-defined configuration structure.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_InvalidArgument</i>	USART base address is not valid
<i>kStatus_Success</i>	Status USART initialize succeed

16.3.6.3 void USART_Deinit (USART_Type * *base*)

This function waits for TX complete, disables TX and RX, and disables the USART clock.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

16.3.6.4 void USART_GetDefaultConfig (usart_config_t * *config*)

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate_Bps = 115200U; usartConfig->parityMode = kUSART_ParityDisabled; usartConfig->stopBitCount = kUSART_OneStopBit; usartConfig->bitCountPerChar = kUSART_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

16.3.6.5 status_t USART_SetBaudRate (USART_Type * *base*, uint32_t *baudrate_Bps*, uint32_t *srcClock_Hz*)

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART_Init.

```
* USART_SetBaudRate(USART1, 115200U, 200000000U);
*
```

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

<i>baudrate_Bps</i>	USART baudrate to be set.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Set baudrate succeed.
<i>kStatus_InvalidArgument</i>	One or more arguments are invalid.

16.3.6.6 **status_t USART_Enable32kMode (USART_Type * base, uint32_t baudRate_Bps, bool enableMode32k, uint32_t srcClock_Hz)**

Please note that in order to use a 32 kHz clock to operate USART properly, the RTC oscillator and its 32 kHz output must be manually enabled by user, by calling RTC_Init and setting SYSCON_RTCOSCCTRL_EN bit to 1. And in 32kHz clocking mode the USART can only work at 9600 baudrate or at the baudrate that 9600 can evenly divide, eg: 4800, 3200.

Parameters

<i>base</i>	USART peripheral base address.
<i>baudRate_Bps</i>	USART baudrate to be set..
<i>enable-Mode32k</i>	true is 32k mode, false is normal mode.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Set baudrate succeed.
<i>kStatus_InvalidArgument</i>	One or more arguments are invalid.

16.3.6.7 **void USART_Enable9bitMode (USART_Type * base, bool enable)**

This function set the 9-bit mode for USART module. The 9th bit is not used for parity thus can be modified by user.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	true to enable, false to disable.

16.3.6.8 static void USART_SetMatchAddress (USART_Type * *base*, uint8_t *address*) [inline], [static]

This function configures the address for USART module that works as slave in 9-bit data mode. When the address detection is enabled, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

Note

Any USART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

Parameters

<i>base</i>	USART peripheral base address.
<i>address</i>	USART slave address.

16.3.6.9 static void USART_EnableMatchAddress (USART_Type * *base*, bool *match*) [inline], [static]

Parameters

<i>base</i>	USART peripheral base address.
<i>match</i>	true to enable match address, false to disable.

16.3.6.10 static uint32_t USART_GetStatusFlags (USART_Type * *base*) [inline], [static]

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators [_usart_flags](#). To check a specific status, compare the return value with enumerators in [_usart_flags](#). For example, to check whether the TX is empty:

```
* if (kUSART_TxFifoNotFullFlag &
```

```

    USART_GetStatusFlags(USART1)
*   {
*       ...
*   }
*

```

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

USART status flags which are ORed by the enumerators in the `_usart_flags`.

**16.3.6.11 static void USART_ClearStatusFlags (USART_Type * *base*, uint32_t *mask*)
[inline], [static]**

This function clear supported USART status flags. Flags that can be cleared or set are: `kUSART_TxError` `kUSART_RxError`. For example:

```

*   USART_ClearStatusFlags(USART1, kUSART_TxError |
*   kUSART_RxError)
*

```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	status flags to be cleared.

**16.3.6.12 static void USART_EnableInterrupts (USART_Type * *base*, uint32_t *mask*)
[inline], [static]**

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [_usart_interrupt_enable](#). For example, to enable TX empty interrupt and RX full interrupt:

```

*   USART_EnableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
*   kUSART_RxLevelInterruptEnable);
*

```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of _usart_interrupt_enable .

**16.3.6.13 static void USART_DisableInterrupts (USART_Type * *base*, uint32_t *mask*)
[inline], [static]**

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [_usart_interrupt_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
* USART\_DisableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
kUSART_RxLevelInterruptEnable);
*
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of _usart_interrupt_enable .

**16.3.6.14 static uint32_t USART_GetEnabledInterrupts (USART_Type * *base*)
[inline], [static]**

This function returns the enabled USART interrupts.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

**16.3.6.15 static void USART_EnableCTS (USART_Type * *base*, bool *enable*)
[inline], [static]**

This function will determine whether CTS is used for flow control.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable CTS or not, true for enable and false for disable.

16.3.6.16 static void USART_EnableContinuousSCLK (USART_Type * *base*, bool *enable*) [inline], [static]

By default, SCLK is only output while data is being transmitted in synchronous mode. Enable this function, SCLK will run continuously in synchronous mode, allowing characters to be received on Un_RxD independently from transmission on Un_TXD).

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable Continuous Clock generation mode or not, true for enable and false for disable.

16.3.6.17 static void USART_EnableAutoClearSCLK (USART_Type * *base*, bool *enable*) [inline], [static]

While enable this function, the Continuous Clock bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable auto clear or not, true for enable and false for disable.

16.3.6.18 static void USART_SetRxFifoWatermark (USART_Type * *base*, uint8_t *water*) [inline], [static]

Parameters

<i>base</i>	USART peripheral base address.
<i>water</i>	Rx FIFO watermark.

16.3.6.19 static void USART_SetTxFifoWatermark (USART_Type * *base*, uint8_t *water*) [inline], [static]

Parameters

<i>base</i>	USART peripheral base address.
<i>water</i>	Tx FIFO watermark.

16.3.6.20 static void USART_WriteByte (USART_Type * *base*, uint8_t *data*) [inline], [static]

This function writes data to the txFIFO directly. The upper layer must ensure that txFIFO has space for data to write before calling this function.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	The byte to write.

16.3.6.21 static uint8_t USART_ReadByte (USART_Type * *base*) [inline], [static]

This function reads data from the rxFIFO directly. The upper layer must ensure that the rxFIFO is not empty before calling this function.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

The byte read from USART data register.

16.3.6.22 static uint8_t USART_GetRxFifoCount (USART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

rx FIFO data count.

16.3.6.23 static uint8_t USART_GetTxFifoCount (USART_Type * *base*) [inline], [static]

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

tx FIFO data count.

16.3.6.24 void USART_SendAddress (USART_Type * *base*, uint8_t *address*)

Parameters

<i>base</i>	USART peripheral base address.
<i>address</i>	USART slave address.

16.3.6.25 status_t USART_WriteBlocking (USART_Type * *base*, const uint8_t * *data*, size_t *length*)

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_USART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_Success</i>	Successfully wrote all data.

16.3.6.26 status_t USART_ReadBlocking (USART_Type * *base*, uint8_t * *data*, size_t *length*)

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_USART_-FramingError</i>	Receiver overrun happened while receiving data.
<i>kStatus_USART_Parity-Error</i>	Noise error happened while receiving data.
<i>kStatus_USART_Noise-Error</i>	Framing error happened while receiving data.
<i>kStatus_USART_RxError</i>	Overflow or underflow rxFIFO happened.
<i>kStatus_USART_Timeout</i>	Transmission timed out and was aborted.
<i>kStatus_Success</i>	Successfully received all data.

16.3.6.27 status_t USART_TransferCreateHandle (USART_Type * *base*, usart_handle_t * *handle*, usart_transfer_callback_t *callback*, void * *userData*)

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

16.3.6.28 status_t USART_TransferSendNonBlocking (USART_Type * base, usart_handle_t * handle, usart_transfer_t * xfer)

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the `kStatus_USART_TxIdle` as status parameter.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_USART_TxBusy</i>	Previous transmission still not finished, data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	Invalid argument.

16.3.6.29 void USART_TransferStartRingBuffer (USART_Type * base, usart_handle_t * handle, uint8_t * ringBuffer, size_t ringBufferSize)

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [USART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>ringBuffer</i>	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

16.3.6.30 void USART_TransferStopRingBuffer (USART_Type * *base*, usart_handle_t * *handle*)

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

16.3.6.31 size_t USART_TransferGetRxRingBufferLength (usart_handle_t * *handle*)

Parameters

<i>handle</i>	USART handle pointer.
---------------	-----------------------

Returns

Length of received data in RX ring buffer.

16.3.6.32 void USART_TransferAbortSend (USART_Type * *base*, usart_handle_t * *handle*)

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are still not sent out.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

16.3.6.33 `status_t USART_TransferGetSendCount (USART_Type * base, usart_handle_t * handle, uint32_t * count)`

This function gets the number of bytes that have been sent out to bus by interrupt method.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

16.3.6.34 status_t USART_TransferReceiveNonBlocking (USART_Type * base, usart_handle_t * handle, usart_transfer_t * xfer, size_t * receivedBytes)

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter `kStatus_USART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the `xfer->data` and this function returns with the parameter `receivedBytes` set to 5. For the left 5 bytes, newly arrived data is saved from the `xfer->data[5]`. When 5 bytes are received, the USART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the `xfer->data`. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure, see usart_transfer_t .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_USART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

16.3.6.35 void USART_TransferAbortReceive (USART_Type * *base*, usart_handle_t * *handle*)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

16.3.6.36 status_t USART_TransferGetReceiveCount (USART_Type * *base*, usart_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

16.3.6.37 void USART_TransferHandleIRQ (USART_Type * *base*, usart_handle_t * *handle*)

This function handles the USART transmit and receive IRQ request.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

16.4 USART DMA Driver

16.4.1 Overview

Files

- file [fsl_usart_dma.h](#)

Data Structures

- struct [_usart_dma_handle](#)
USART DMA handle. [More...](#)

Typedefs

- typedef void(* [usart_dma_transfer_callback_t](#))(USART_Type *base, [usart_dma_handle_t](#) *handle, [status_t](#) status, void *userData)
USART transfer callback function.

Driver version

- #define [FSL_USART_DMA_DRIVER_VERSION](#) (MAKE_VERSION(2, 6, 0))
USART dma driver version.

DMA transactional

- [status_t USART_TransferCreateHandleDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle, [usart_dma_transfer_callback_t](#) callback, void *userData, [dma_handle_t](#) *txDmaHandle, [dma_handle_t](#) *rxDmaHandle)
Initializes the USART handle which is used in transactional functions.
- [status_t USART_TransferSendDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle, [usart_transfer_t](#) *xfer)
Sends data using DMA.
- [status_t USART_TransferReceiveDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle, [usart_transfer_t](#) *xfer)
Receives data using DMA.
- void [USART_TransferAbortSendDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle)
Aborts the sent data using DMA.
- void [USART_TransferAbortReceiveDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle)
Aborts the received data using DMA.
- [status_t USART_TransferGetReceiveCountDMA](#) (USART_Type *base, [usart_dma_handle_t](#) *handle, [uint32_t](#) *count)
Get the number of bytes that have been received.

- `status_t USART_TransferGetSendCountDMA` (`USART_Type *base`, `usart_dma_handle_t *handle`, `uint32_t *count`)
Get the number of bytes that have been sent.

16.4.2 Data Structure Documentation

16.4.2.1 struct `_usart_dma_handle`

Data Fields

- `USART_Type * base`
USART peripheral base address.
- `usart_dma_transfer_callback_t callback`
Callback function.
- `void * userData`
USART callback function parameter.
- `size_t rxDataSizeAll`
Size of the data to receive.
- `size_t txDataSizeAll`
Size of the data to send out.
- `dma_handle_t * txDmaHandle`
The DMA TX channel used.
- `dma_handle_t * rxDmaHandle`
The DMA RX channel used.
- `volatile uint8_t txState`
TX transfer state.
- `volatile uint8_t rxState`
RX transfer state.

Field Documentation

- (1) `USART_Type* _usart_dma_handle::base`
- (2) `usart_dma_transfer_callback_t _usart_dma_handle::callback`
- (3) `void* _usart_dma_handle::userData`
- (4) `size_t _usart_dma_handle::rxDataSizeAll`
- (5) `size_t _usart_dma_handle::txDataSizeAll`
- (6) `dma_handle_t* _usart_dma_handle::txDmaHandle`
- (7) `dma_handle_t* _usart_dma_handle::rxDmaHandle`
- (8) `volatile uint8_t _usart_dma_handle::txState`

16.4.3 Macro Definition Documentation

16.4.3.1 `#define FSL_USART_DMA_DRIVER_VERSION (MAKE_VERSION(2, 6, 0))`

16.4.4 Typedef Documentation

16.4.4.1 `typedef void(* usart_dma_transfer_callback_t)(USART_Type *base, usart_dma_handle_t *handle, status_t status, void *userData)`

16.4.5 Function Documentation

16.4.5.1 `status_t USART_TransferCreateHandleDMA (USART_Type * base, usart_dma_handle_t * handle, usart_dma_transfer_callback_t callback, void * userData, dma_handle_t * txDmaHandle, dma_handle_t * rxDmaHandle)`

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>callback</i>	Callback function.
<i>userData</i>	User data.
<i>txDmaHandle</i>	User-requested DMA handle for TX DMA transfer.
<i>rxDmaHandle</i>	User-requested DMA handle for RX DMA transfer.

16.4.5.2 status_t USART_TransferSendDMA (USART_Type * base, usart_dma_handle_t * handle, usart_transfer_t * xfer)

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART DMA transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_USART_TxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

16.4.5.3 status_t USART_TransferReceiveDMA (USART_Type * base, usart_dma_handle_t * handle, usart_transfer_t * xfer)

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>xfer</i>	USART DMA transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_USART_RxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

16.4.5.4 void USART_TransferAbortSendDMA (USART_Type * *base*, usart_dma_handle_t * *handle*)

This function aborts send data using DMA.

Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

16.4.5.5 void USART_TransferAbortReceiveDMA (USART_Type * *base*, usart_dma_handle_t * *handle*)

This function aborts the received data using DMA.

Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

16.4.5.6 status_t USART_TransferGetReceiveCountDMA (USART_Type * *base*, usart_dma_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

16.4.5.7 status_t USART_TransferGetSendCountDMA (USART_Type * *base*, usart_dma_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been sent.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Sent bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

16.5 USART CMSIS Driver

This section describes the programming interface of the USART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The USART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

16.5.1 USART Send Methods

16.5.1.1 USART Send/receive using an interrupt method

```

/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}
Driver_USART0.Initialize(USART_Callback);
Driver_USART0.PowerControl(ARM_POWER_FULL);
/* Send g_tipString out. */
txOnGoing = true;
Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}

```

16.5.1.2 USART Send/Receive using the DMA method

```

/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}

Driver_USART0.Initialize(USART_Callback);
DMA_Init(DMA0);
Driver_USART0.PowerControl(ARM_POWER_FULL);

/* Send g_tipString out. */
txOnGoing = true;

```

```
Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);  
  
/* Wait send finished */  
while (txOnGoing)  
{  
}
```


Chapter 17

GINT: Group GPIO Input Interrupt Driver

17.1 Overview

The MCUXpresso SDK provides a driver for the Group GPIO Input Interrupt (GINT).

It can configure one or more pins to generate a group interrupt when the pin conditions are met. The pins do not have to be configured as GPIO pins.

17.2 Group GPIO Input Interrupt Driver operation

[GINT_SetCtrl\(\)](#) and [GINT_ConfigPins\(\)](#) functions configure the pins.

[GINT_EnableCallback\(\)](#) function enables the callback functionality. Callback function is called when the pin conditions are met.

17.3 Typical use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gint`

Files

- file [fsl_gint.h](#)

Typedefs

- typedef enum [_gint_comb](#) [gint_comb_t](#)
GINT combine inputs type.
- typedef enum [_gint_trig](#) [gint_trig_t](#)
GINT trigger type.
- typedef void(* [gint_cb_t](#))(void)
GINT Callback function.

Enumerations

- enum [_gint_comb](#) {
 [kGINT_CombineOr](#) = 0U,
 [kGINT_CombineAnd](#) = 1U }
GINT combine inputs type.
- enum [_gint_trig](#) {
 [kGINT_TrigEdge](#) = 0U,
 [kGINT_TrigLevel](#) = 1U }
GINT trigger type.

Functions

- void [GINT_Init](#) (GINT_Type *base)
Initialize GINT peripheral.
- void [GINT_SetCtrl](#) (GINT_Type *base, [gint_comb_t](#) comb, [gint_trig_t](#) trig, [gint_cb_t](#) callback)
Setup GINT peripheral control parameters.
- void [GINT_GetCtrl](#) (GINT_Type *base, [gint_comb_t](#) *comb, [gint_trig_t](#) *trig, [gint_cb_t](#) *callback)
Get GINT peripheral control parameters.
- void [GINT_ConfigPins](#) (GINT_Type *base, [gint_port_t](#) port, uint32_t polarityMask, uint32_t enableMask)
Configure GINT peripheral pins.
- void [GINT_GetConfigPins](#) (GINT_Type *base, [gint_port_t](#) port, uint32_t *polarityMask, uint32_t *enableMask)
Get GINT peripheral pin configuration.
- void [GINT_EnableCallback](#) (GINT_Type *base)
Enable callback.
- void [GINT_DisableCallback](#) (GINT_Type *base)
Disable callback.
- static void [GINT_ClrStatus](#) (GINT_Type *base)
Clear GINT status.
- static uint32_t [GINT_GetStatus](#) (GINT_Type *base)
Get GINT status.
- void [GINT_Deinit](#) (GINT_Type *base)
Deinitialize GINT peripheral.

Driver version

- #define [FSL_GINT_DRIVER_VERSION](#) (MAKE_VERSION(2, 1, 0))
Driver version.

17.4 Macro Definition Documentation

17.4.1 #define FSL_GINT_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))

17.5 Typedef Documentation

17.5.1 typedef void(* gint_cb_t)(void)

17.6 Enumeration Type Documentation

17.6.1 enum _gint_comb

Enumerator

kGINT_CombineOr A grouped interrupt is generated when any one of the enabled inputs is active.

kGINT_CombineAnd A grouped interrupt is generated when all enabled inputs are active.

17.6.2 enum _gint_trig

Enumerator

- kGINT_TrigEdge* Edge triggered based on polarity.
- kGINT_TrigLevel* Level triggered based on polarity.

17.7 Function Documentation

17.7.1 void GINT_Init (GINT_Type * *base*)

This function initializes the GINT peripheral and enables the clock.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

17.7.2 void GINT_SetCtrl (GINT_Type * *base*, gint_comb_t *comb*, gint_trig_t *trig*, gint_cb_t *callback*)

This function sets the control parameters of GINT peripheral.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Controls if the enabled inputs are logically ORed or ANDed for interrupt generation.
<i>trig</i>	Controls if the enabled inputs are level or edge sensitive based on polarity.
<i>callback</i>	This function is called when configured group interrupt is generated.

Return values

<i>None.</i>	
--------------	--

17.7.3 void GINT_GetCtrl (GINT_Type * *base*, gint_comb_t * *comb*, gint_trig_t * *trig*, gint_cb_t * *callback*)

This function returns the control parameters of GINT peripheral.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Pointer to store combine input value.
<i>trig</i>	Pointer to store trigger value.
<i>callback</i>	Pointer to store callback function.

Return values

<i>None.</i>	
--------------	--

17.7.4 void GINT_ConfigPins (GINT_Type * *base*, gint_port_t *port*, uint32_t *polarityMask*, uint32_t *enableMask*)

This function enables and controls the polarity of enabled pin(s) of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Each bit position selects the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
<i>enableMask</i>	Each bit position selects if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

Return values

<i>None.</i>	
--------------	--

17.7.5 void GINT_GetConfigPins (GINT_Type * *base*, gint_port_t *port*, uint32_t * *polarityMask*, uint32_t * *enableMask*)

This function returns the pin configuration of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Pointer to store the polarity mask Each bit position indicates the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
<i>enableMask</i>	Pointer to store the enable mask. Each bit position indicates if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

Return values

<i>None.</i>	
--------------	--

17.7.6 void GINT_EnableCallback (GINT_Type * *base*)

This function enables the interrupt for the selected GINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

17.7.7 void GINT_DisableCallback (GINT_Type * *base*)

This function disables the interrupt for the selected GINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

<i>base</i>	Base address of the peripheral.
-------------	---------------------------------

Return values

<i>None.</i>

17.7.8 static void GINT_ClrStatus (GINT_Type * *base*) [inline], [static]

This function clears the GINT status bit.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>

17.7.9 static uint32_t GINT_GetStatus (GINT_Type * *base*) [inline], [static]

This function returns the GINT status.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>status</i>	= 0 No group interrupt request. = 1 Group interrupt request active.
---------------	---

17.7.10 void GINT_Deinit (GINT_Type * *base*)

This function disables the GINT clock.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

Chapter 18

Hashcrypt: The Cryptographic Accelerator

18.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Hashcrypt peripheral. The Hashcrypt peripheral provides one or more engines to perform specific symmetric crypto algorithms, including hashing and en/decryption. The cryptographic acceleration is normally used in conjunction with pure-hardware blocks for hashing and symmetric cryptography, thereby providing performance and energy efficiency for a range of cryptographic uses.

Blocking synchronous APIs are provided for selected cryptographic algorithms using Hashcrypt hardware. The driver interface intends to be easily integrated with generic software crypto libraries such as mbed-TLS. The Hashcrypt operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an Hashcrypt operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. These functions provide typical interface to upper layer or application software. There is one non-blocking function provided for the purpose of background hashing. [HASHCRYPT_SHA_UpdateNonBlocking\(\)](#) starts hashing of an input message while the CPU can continue executing.

18.2 Hashcrypt Driver Initialization and deinitialization

Hashcrypt Driver is initialized by calling the [HASHCRYPT_Init\(\)](#) function, it enables clock and disables reset for Hashcrypt peripheral. Hashcrypt Driver is deinitialized by calling the [HASHCRYPT_Deinit\(\)](#) function, it disables clock and enables reset.

18.3 Comments about API usage in RTOS

Hashcrypt operations provided by this driver are not re-entrant. Thus, application software shall ensure the Hashcrypt module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

18.4 Comments about API usage in interrupt handler

APIs can be used from interrupt handler although execution time shall be considered (interrupt latency increases considerably).

18.5 Hashcrypt Driver Examples

18.5.1 Simple examples

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/hashcrypt/`

Modules

- [Hashcrypt AES](#)
- [Hashcrypt Background HASH](#)
- [Hashcrypt HASH](#)
- [Hashcrypt common functions](#)

18.6 Hashcrypt AES

18.6.1 Overview

Data Structures

- struct `_hashcrypt_handle`
Specify HASHCRYPT's key resource. [More...](#)

Macros

- #define `HASHCRYPT_AES_BLOCK_SIZE` 16U
AES block size in bytes.

Typedefs

- typedef enum `_hashcrypt_aes_mode_t` `hashcrypt_aes_mode_t`
AES mode.
- typedef enum `_hashcrypt_aes_keysize_t` `hashcrypt_aes_keysize_t`
Size of AES key.
- typedef enum `_hashcrypt_key` `hashcrypt_key_t`
HASHCRYPT key source selection.

Enumerations

- enum `_hashcrypt_aes_mode_t` {
 `kHASHCRYPT_AesEcb` = 0U,
 `kHASHCRYPT_AesCbc` = 1U,
 `kHASHCRYPT_AesCtr` = 2U }
AES mode.
- enum `_hashcrypt_aes_keysize_t` {
 `kHASHCRYPT_Aes128` = 0U,
 `kHASHCRYPT_Aes192` = 1U,
 `kHASHCRYPT_Aes256` = 2U,
 `kHASHCRYPT_InvalidKey` = 3U }
Size of AES key.
- enum `_hashcrypt_key` {
 `kHASHCRYPT_UserKey` = 0xc3c3U,
 `kHASHCRYPT_SecretKey` = 0x3c3cU }
HASHCRYPT key source selection.

Functions

- `status_t HASHCRYPT_AES_SetKey` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *key`, `size_t keySize`)
Set AES key to `hashcrypt_handle_t` struct and optionally to `HASHCRYPT`.
- `status_t HASHCRYPT_AES_EncryptEcb` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *plaintext`, `uint8_t *ciphertext`, `size_t size`)
Encrypts AES on one or multiple 128-bit block(s).
- `status_t HASHCRYPT_AES_DecryptEcb` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *ciphertext`, `uint8_t *plaintext`, `size_t size`)
Decrypts AES on one or multiple 128-bit block(s).
- `status_t HASHCRYPT_AES_EncryptCbc` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *plaintext`, `uint8_t *ciphertext`, `size_t size`, `const uint8_t iv[16]`)
Encrypts AES using CBC block mode.
- `status_t HASHCRYPT_AES_DecryptCbc` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *ciphertext`, `uint8_t *plaintext`, `size_t size`, `const uint8_t iv[16]`)
Decrypts AES using CBC block mode.
- `status_t HASHCRYPT_AES_CryptCtr` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *input`, `uint8_t *output`, `size_t size`, `uint8_t counter[HASHCRYPT_AES_BLOCK_SIZE]`, `uint8_t counterlast[HASHCRYPT_AES_BLOCK_SIZE]`, `size_t *szLeft`)
Encrypts or decrypts AES using CTR block mode.
- `status_t HASHCRYPT_AES_CryptOfb` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *input`, `uint8_t *output`, `size_t size`, `const uint8_t iv[HASHCRYPT_AES_BLOCK_SIZE]`)
Encrypts or decrypts AES using OFB block mode.
- `status_t HASHCRYPT_AES_EncryptCfb` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *plaintext`, `uint8_t *ciphertext`, `size_t size`, `const uint8_t iv[16]`)
Encrypts AES using CFB block mode.
- `status_t HASHCRYPT_AES_DecryptCfb` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *ciphertext`, `uint8_t *plaintext`, `size_t size`, `const uint8_t iv[16]`)
Decrypts AES using CFB block mode.

18.6.2 Data Structure Documentation

18.6.2.1 struct_hashcrypt_handle

Data Fields

- `uint32_t keyWord` [8]
Copy of user key (set by `HASHCRYPT_AES_SetKey()`).
- `hashcrypt_key_t keyType`
For operations with key (such as AES encryption/decryption), specify key type.

Field Documentation

- (1) `uint32_t_hashcrypt_handle::keyWord[8]`
- (2) `hashcrypt_key_t_hashcrypt_handle::keyType`

18.6.3 Enumeration Type Documentation

18.6.3.1 `enum_hashcrypt_aes_mode_t`

Enumerator

kHASHCRYPT_AesEcb AES ECB mode.
kHASHCRYPT_AesCbc AES CBC mode.
kHASHCRYPT_AesCtr AES CTR mode.

18.6.3.2 `enum_hashcrypt_aes_keysize_t`

Enumerator

kHASHCRYPT_Aes128 AES 128 bit key.
kHASHCRYPT_Aes192 AES 192 bit key.
kHASHCRYPT_Aes256 AES 256 bit key.
kHASHCRYPT_InvalidKey AES invalid key.

18.6.3.3 `enum_hashcrypt_key`

Enumerator

kHASHCRYPT_UserKey HASHCRYPT user key.
kHASHCRYPT_SecretKey HASHCRYPT secret key (dedicated hw bus from PUF)

18.6.4 Function Documentation

18.6.4.1 `status_t HASHCRYPT_AES_SetKey (HASHCRYPT_Type * base, hashcrypt_handle_t * handle, const uint8_t * key, size_t keySize)`

Sets the AES key for encryption/decryption with the `hashcrypt_handle_t` structure. The `hashcrypt_handle_t` input argument specifies key source.

Parameters

<i>base</i>	HASHCRYPT peripheral base address.
<i>handle</i>	Handle used for the request.
<i>key</i>	0-mod-4 aligned pointer to AES key.
<i>keySize</i>	AES key size in bytes. Shall equal 16, 24 or 32.

Returns

status from set key operation

18.6.4.2 `status_t HASHCRYPT_AES_EncryptEcb (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext,
size_t size)`

Encrypts AES. The source plaintext and destination ciphertext can overlap in system memory.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.

Returns

Status from encrypt operation

18.6.4.3 `status_t HASHCRYPT_AES_DecryptEcb (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,
size_t size)`

Decrypts AES. The source ciphertext and destination plaintext can overlap in system memory.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input plain text to encrypt
out	<i>plaintext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.

Returns

Status from decrypt operation

18.6.4.4 `status_t HASHCRYPT_AES_EncryptCbc (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext,
size_t size, const uint8_t iv[16])`

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

Returns

Status from encrypt operation

18.6.4.5 `status_t HASHCRYPT_AES_DecryptCbc (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,
size_t size, const uint8_t iv[16])`

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plain text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

Returns

Status from decrypt operation

18.6.4.6 `status_t HASHCRYPT_AES_CryptCtr (HASHCRYPT_Type * base, hashcrypt_handle_t * handle, const uint8_t * input, uint8_t * output, size_t size, uint8_t counter[HASHCRYPT_AES_BLOCK_SIZE], uint8_t counterlast[HASHCRYPT_AES_BLOCK_SIZE], size_t * szLeft)`

Encrypts or decrypts AES using CTR block mode. AES CTR mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>input</i>	Input data for CTR block mode
out	<i>output</i>	Output data for CTR block mode
	<i>size</i>	Size of input and output data in bytes
in, out	<i>counter</i>	Input counter (updates on return)
out	<i>counterlast</i>	Output cipher of last counter, for chained CTR calls (statefull encryption). NULL can be passed if chained calls are not used.

out	<i>szLeft</i>	Output number of bytes in left unused in counterlast block. NULL can be passed if chained calls are not used.
-----	---------------	---

Returns

Status from encrypt operation

18.6.4.7 `status_t HASHCRYPT_AES_CryptOfb (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * input, uint8_t * output, size_t
size, const uint8_t iv[HASHCRYPT_AES_BLOCK_SIZE])`

Encrypts or decrypts AES using OFB block mode. AES OFB mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>input</i>	Input data for OFB block mode
out	<i>output</i>	Output data for OFB block mode
	<i>size</i>	Size of input and output data in bytes
	<i>iv</i>	Input initial vector to combine with the first input block.

Returns

Status from encrypt operation

18.6.4.8 `status_t HASHCRYPT_AES_EncryptCfb (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext,
size_t size, const uint8_t iv[16])`

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>plaintext</i>	Input plain text to encrypt
out	<i>ciphertext</i>	Output cipher text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

Returns

Status from encrypt operation

18.6.4.9 `status_t HASHCRYPT_AES_DecryptCfb (HASHCRYPT_Type * base,
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext,
size_t size, const uint8_t iv[16])`

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>handle</i>	Handle used for this request.
	<i>ciphertext</i>	Input cipher text to decrypt
out	<i>plaintext</i>	Output plaintext text
	<i>size</i>	Size of input and output data in bytes. Must be multiple of 16 bytes.
	<i>iv</i>	Input initial vector to combine with the first input block.

Returns

Status from encrypt operation

18.7 Hashcrypt HASH

18.7.1 Overview

Data Structures

- struct [_hashcrypt_hash_ctx_t](#)
Storage type used to save hash context. [More...](#)

Macros

- #define [HASHCRYPT_HASH_CTX_SIZE](#) 22
HASHCRYPT HASH Context size.

Typedefs

- typedef struct
[_hashcrypt_hash_ctx_t](#) [hashcrypt_hash_ctx_t](#)
Storage type used to save hash context.
- typedef void(* [hashcrypt_callback_t](#))(HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, [status_t](#) status, void *userData)
HASHCRYPT background hash callback function.

Functions

- [status_t](#) [HASHCRYPT_SHA](#) (HASHCRYPT_Type *base, [hashcrypt_algo_t](#) algo, const uint8_t *input, size_t inputSize, uint8_t *output, size_t *outputSize)
Create HASH on given data.
- [status_t](#) [HASHCRYPT_SHA_Init](#) (HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, [hashcrypt_algo_t](#) algo)
Initialize HASH context.
- [status_t](#) [HASHCRYPT_SHA_Update](#) (HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, const uint8_t *input, size_t inputSize)
Add data to current HASH.
- [status_t](#) [HASHCRYPT_SHA_Finish](#) (HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, uint8_t *output, size_t *outputSize)
Finalize hashing.

18.7.2 Data Structure Documentation

18.7.2.1 struct _hashcrypt_hash_ctx_t

Data Fields

- uint32_t x [[HASHCRYPT_HASH_CTX_SIZE](#)]
storage

18.7.3 Macro Definition Documentation

18.7.3.1 #define HASHCRYPT_HASH_CTX_SIZE 22

18.7.4 Typedef Documentation

18.7.4.1 typedef struct _hashcrypt_hash_ctx_t hashcrypt_hash_ctx_t

18.7.4.2 typedef void(* hashcrypt_callback_t)(HASHCRYPT_Type *base, hashcrypt_hash_ctx_t *ctx, status_t status, void *userData)

18.7.5 Function Documentation

18.7.5.1 status_t HASHCRYPT_SHA (HASHCRYPT_Type * base, hashcrypt_algo_t algo, const uint8_t * input, size_t inputSize, uint8_t * output, size_t * outputSize)

Perform the full SHA in one function call. The function is blocking.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
	<i>algo</i>	Underlying algorithm to use for hash computation.
	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes
out	<i>output</i>	Output hash data
out	<i>outputSize</i>	Output parameter storing the size of the output hash in bytes

Returns

Status of the one call hash operation.

18.7.5.2 `status_t HASHCRYPT_SHA_Init (HASHCRYPT_Type * base,
hashcrypt_hash_ctx_t * ctx, hashcrypt_algo_t algo)`

This function initializes the HASH.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
out	<i>ctx</i>	Output hash context
	<i>algo</i>	Underlying algorithm to use for hash computation.

Returns

Status of initialization

18.7.5.3 `status_t HASHCRYPT_SHA_Update (HASHCRYPT_Type * base, hashcrypt_hash_ctx_t * ctx, const uint8_t * input, size_t inputSize)`

Add data to current HASH. This can be called repeatedly with an arbitrary amount of data to be hashed. The functions blocks. If it returns `kStatus_Success`, the running hash has been updated (HASHCRYPT has processed the input data), so the memory at `input` pointer can be released back to system. The HASHCRYPT context buffer is updated with the running hash and with all necessary information to support possible context switch.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
in, out	<i>ctx</i>	HASH context
	<i>input</i>	Input data
	<i>inputSize</i>	Size of input data in bytes

Returns

Status of the hash update operation

18.7.5.4 `status_t HASHCRYPT_SHA_Finish (HASHCRYPT_Type * base, hashcrypt_hash_ctx_t * ctx, uint8_t * output, size_t * outputSize)`

Outputs the final hash (computed by `HASHCRYPT_HASH_Update()`) and erases the context.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address
<i>in, out</i>	<i>ctx</i>	Input hash context
<i>out</i>	<i>output</i>	Output hash data
<i>in, out</i>	<i>outputSize</i>	Optional parameter (can be passed as NULL). On function entry, it specifies the size of output[] buffer. On function return, it stores the number of updated output bytes.

Returns

Status of the hash finish operation

18.8 Hashcrypt Background HASH

18.8.1 Overview

Functions

- void [HASHCRYPT_SHA_SetCallback](#) (HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, [hashcrypt_callback_t](#) callback, void *userData)
Initializes the HASHCRYPT handle for background hashing.
- [status_t HASHCRYPT_SHA_UpdateNonBlocking](#) (HASHCRYPT_Type *base, [hashcrypt_hash_ctx_t](#) *ctx, const uint8_t *input, size_t inputSize)
Create running hash on given data.

18.8.2 Function Documentation

18.8.2.1 void HASHCRYPT_SHA_SetCallback (HASHCRYPT_Type * base, hashcrypt_hash_ctx_t * ctx, hashcrypt_callback_t callback, void * userData)

This function initializes the hash context for background hashing (Non-blocking) APIs. This is less typical interface to hash function, but can be used for parallel processing, when main CPU has something else to do. Example is digital signature RSASSA-PKCS1-V1_5-VERIFY((n,e),M,S) algorithm, where background hashing of M can be started, then CPU can compute $S^e \bmod n$ (in parallel with background hashing) and once the digest becomes available, CPU can proceed to comparison of EM with EM'.

Parameters

	<i>base</i>	HASHCRYPT peripheral base address.
out	<i>ctx</i>	Hash context.
	<i>callback</i>	Callback function.
	<i>userData</i>	User data (to be passed as an argument to callback function, once callback is invoked from isr).

18.8.2.2 status_t HASHCRYPT_SHA_UpdateNonBlocking (HASHCRYPT_Type * base, hashcrypt_hash_ctx_t * ctx, const uint8_t * input, size_t inputSize)

Configures the HASHCRYPT to compute new running hash as AHB master and returns immediately. HASHCRYPT AHB Master mode supports only aligned *input* address and can be called only once per continuous block of data. Every call to this function must be preceded with [HASHCRYPT_SHA_Init\(\)](#) and finished with [HASHCRYPT_SHA_Finish\(\)](#). Once callback function is invoked by HASHCRYPT isr, it should set a flag for the main application to finalize the hashing (padding) and to read out the final digest by calling [HASHCRYPT_SHA_Finish\(\)](#).

Parameters

<i>base</i>	HASHCRYPT peripheral base address
<i>ctx</i>	Specifies callback. Last incomplete 512-bit block of the input is copied into clear buffer for padding.
<i>input</i>	32-bit word aligned pointer to Input data.
<i>inputSize</i>	Size of input data in bytes (must be word aligned)

Returns

Status of the hash update operation.

18.9 Hashcrypt common functions

18.9.1 Overview

Macros

- #define `HASHCRYPT_MODE_SHA1` 0x1
Algorithm definitions correspond with the values for Mode field in Control register !

Typedefs

- typedef enum `_hashcrypt_algo_t` `hashcrypt_algo_t`
Algorithm used for Hashcrypt operation.

Enumerations

- enum `_hashcrypt_algo_t` {
 `kHASHCRYPT_Sha1` = `HASHCRYPT_MODE_SHA1`,
 `kHASHCRYPT_Sha256` = `HASHCRYPT_MODE_SHA256`,
 `kHASHCRYPT_Aes` = `HASHCRYPT_MODE_AES` }
Algorithm used for Hashcrypt operation.

Functions

- void `HASHCRYPT_Init` (`HASHCRYPT_Type *base`)
Enables clock and disables reset for HASHCRYPT peripheral.
- void `HASHCRYPT_Deinit` (`HASHCRYPT_Type *base`)
Disables clock for HASHCRYPT peripheral.

Driver version

- #define `FSL_HASHCRYPT_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 14)`)
HASHCRYPT driver version.

18.9.2 Macro Definition Documentation

18.9.2.1 #define FSL_HASHCRYPT_DRIVER_VERSION (MAKE_VERSION(2, 2, 14))

Version 2.2.14.

Current version: 2.2.14

Change log:

- Version 2.0.0
 - Initial version
- Version 2.0.1
 - Support loading AES key from unaligned address
- Version 2.0.2
 - Support loading AES key from unaligned address for different compiler and core variants
- Version 2.0.3
 - Remove SHA512 and AES ICB algorithm definitions
- Version 2.0.4
 - Add SHA context switch support
- Version 2.1.0
 - Update the register name and macro to align with new header.
- Version 2.1.1
 - Fix MISRA C-2012.
- Version 2.1.2
 - Support loading AES input data from unaligned address.
- Version 2.1.3
 - Fix MISRA C-2012.
- Version 2.1.4
 - Fix context switch cannot work when switching from AES.
- Version 2.1.5
 - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` to prevent possible optimization issue.
- Version 2.2.0
 - Add AES-OFB and AES-CFB mixed IP/SW modes.
- Version 2.2.1
 - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` prevent compiler from reordering memory write when `-O2` or higher is used.
- Version 2.2.2
 - Add data synchronization barrier inside `hashcrypt_sha_ldm_stm_16_words()` to fix optimization issue
- Version 2.2.3
 - Added check for size in `hashcrypt_aes_one_block` to prevent overflowing COUNT field in MEMCTRL register, if its bigger than COUNT field do a multiple runs.
- Version 2.2.4
 - In all `HASHCRYPT_AES_xx` functions have been added setting `CTRL_MODE` bitfield to 0 after processing data, which decreases power consumption.
- Version 2.2.5
 - Add data synchronization barrier and instruction synchronization barrier inside `hashcrypt_sha_process_message_data()` to fix optimization issue
- Version 2.2.6
 - Add data synchronization barrier inside `HASHCRYPT_SHA_Update()` and `hashcrypt_get_data()` function to fix optimization issue on MDK and ARMGCC release targets
- Version 2.2.7
 - Add data synchronization barrier inside `HASHCRYPT_SHA_Update()` to fix optimization

- issue on MCUX IDE release target
- Version 2.2.8
 - Unify hashcrypt hashing behavior between aligned and unaligned input data
- Version 2.2.9
 - Add handling of set ERROR bit in the STATUS register
- Version 2.2.10
 - Fix missing error statement in hashcrypt_save_running_hash()
- Version 2.2.11
 - Fix incorrect SHA-256 calculation for long messages with reload
- Version 2.2.12
 - Fix hardfault issue on the Keil compiler due to unaligned memcpy() input on some optimization levels
- Version 2.2.13
 - Added function hashcrypt_seed_prng() which loading random number into PRNG_SEED register before AES operation for SCA protection
- Version 2.2.14
 - Modify function hashcrypt_get_data() to prevent issue with unaligned access

18.9.3 Enumeration Type Documentation

18.9.3.1 enum_hashcrypt_algo_t

Enumerator

- kHASHCRYPT_Sha1* SHA_1.
- kHASHCRYPT_Sha256* SHA_256.
- kHASHCRYPT_Aes* AES.

18.9.4 Function Documentation

18.9.4.1 void HASHCRYPT_Init (HASHCRYPT_Type * *base*)

Enable clock and disable reset for HASHCRYPT.

Parameters

<i>base</i>	HASHCRYPT base address
-------------	------------------------

18.9.4.2 void HASHCRYPT_Deinit (HASHCRYPT_Type * *base*)

Disable clock and enable reset.

Parameters

<i>base</i>	HASHCRYPT base address
-------------	------------------------

Chapter 19

IAP: In Application Programming Driver

19.1 Overview

The MCUXpresso SDK provides a driver for the In Application Programming (IAP).

It provides a set of functions to call the on-chip in application programming interface. User code executing from on-chip RAM can call these function to read information like part id, read and write flash, read and write ffr.

19.2 In Application Programming operation

[FLASH_Init\(\)](#) Initializes the global flash properties structure members

[FLASH_Erase\(\)](#) Erases the flash sectors encompassed by parameters passed into function

[FLASH_Program\(\)](#) Programs flash with data at locations passed in through parameters

[FLASH_VerifyErase\(\)](#) Verifies an erasure of the desired flash area have been erased

[FLASH_VerifyProgram\(\)](#) Verifies programming of the desired flash area have been programmed

[FLASH_GetProperty\(\)](#) Returns the desired flash property.

[FFR_Init\(\)](#) Generic APIs for FFR

[FFR_Deinit\(\)](#) Generic APIs for FFR

[FFR_CustomerPagesInit\(\)](#) APIs to access CFPA pages

[FFR_InfieldPageWrite\(\)](#) APIs to access CFPA pages

[FFR_GetCustomerInfieldData\(\)](#) APIs to access CMPA pages

[FFR_GetCustomerData\(\)](#) Read data stored in 'Customer Factory CFG Page'

[FFR_KeystoreWrite\(\)](#) Read data stored in 'Customer Factory CFG Page'

[FFR_KeystoreGetAC\(\)](#) Read data stored in 'Customer Factory CFG Page'

[FFR_KeystoreGetKC\(\)](#) Read data stored in 'Customer Factory CFG Page'

[FFR_GetUUID\(\)](#) Read data stored in 'NXP Manufacturing Programmed CFG Page'

[FFR_GetManufactureData\(\)](#) Read data stored in 'NXP Manufacturing Programmed CFG Page'

[kb_init\(\)](#) Initialize ROM API for a given operation

[kb_deinit\(\)](#) Cleans up the ROM API context

[kb_execute\(\)](#) Perform the operation configured during init

[skboot_authenticate\(\)](#) Authenticate entry function with ARENA allocator init

[HASH_IRQHandler\(\)](#) Interface for image authentication API

[kb_init\(\)](#) Initialize ROM API for a given operation

[kb_deinit\(\)](#) Cleans up the ROM API context

[kb_execute\(\)](#) Perform the operation configured during init

[skboot_authenticate\(\)](#) Authenticate entry function with ARENA allocator init

[HASH_IRQHandler\(\)](#) Interface for image authentication API

19.3 Typical use case

19.3.1 IAP Basic Operations

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/iap1`

Modules

- [IAP_FFR Driver](#)
- [IAP_KBP Driver](#)
- [skboot_authenticate](#)

Files

- file [fsl_iap.h](#)

Data Structures

- struct [_flash_ecc_log](#)
Flash ECC log info. [More...](#)
- struct [_flash_mode_config](#)
Flash controller paramter config. [More...](#)
- struct [_flash_ffr_config](#)
Flash controller paramter config. [More...](#)
- struct [_flash_config](#)
Flash driver state information. [More...](#)

Typedefs

- typedef enum [_flash_property_tag](#) [flash_property_tag_t](#)
Enumeration for various flash properties.
- typedef struct [_flash_ecc_log](#) [flash_ecc_log_t](#)
Flash ECC log info.
- typedef struct [_flash_mode_config](#) [flash_mode_config_t](#)
Flash controller paramter config.
- typedef struct [_flash_ffr_config](#) [flash_ffr_config_t](#)
Flash controller paramter config.
- typedef struct [_flash_config](#) [flash_config_t](#)
Flash driver state information.

Enumerations

- enum `_flash_property_tag` {
`kFLASH_PropertyPflashSectorSize` = 0x00U,
`kFLASH_PropertyPflashTotalSize` = 0x01U,
`kFLASH_PropertyPflashBlockSize` = 0x02U,
`kFLASH_PropertyPflashBlockCount` = 0x03U,
`kFLASH_PropertyPflashBlockBaseAddr` = 0x04U,
`kFLASH_PropertyPflashPageSize` = 0x30U,
`kFLASH_PropertyPflashSystemFreq` = 0x31U,
`kFLASH_PropertyFfrSectorSize` = 0x40U,
`kFLASH_PropertyFfrTotalSize` = 0x41U,
`kFLASH_PropertyFfrBlockBaseAddr` = 0x42U,
`kFLASH_PropertyFfrPageSize` = 0x43U }
Enumeration for various flash properties.
- enum `_flash_max_erase_page_value` { `kFLASH_MaxPagesToErase` = 100U }
Enumeration for flash max pages to erase.
- enum `_flash_alignment_property` {
`kFLASH_AlignementUnitVerifyErase` = 4,
`kFLASH_AlignementUnitProgram` = 512,
`kFLASH_AlignementUnitSingleWordRead` = 16 }
Enumeration for flash alignment property.
- enum `_flash_read_ecc_option` { , `kFLASH_ReadWithEccOff` = 1 }
Enumeration for flash read ecc option.
- enum `_flash_read_margin_option` {
`kFLASH_ReadMarginNormal` = 0,
`kFLASH_ReadMarginVsProgram` = 1,
`kFLASH_ReadMarginVsErase` = 2,
`kFLASH_ReadMarginIllegalBitCombination` = 3 }
Enumeration for flash read margin option.
- enum `_flash_read_dmacc_option` {
`kFLASH_ReadDmaccDisabled` = 0,
`kFLASH_ReadDmaccEnabled` = 1 }
Enumeration for flash read dmacc option.
- enum `_flash_ramp_control_option` {
`kFLASH_RampControlDivisionFactorReserved` = 0,
`kFLASH_RampControlDivisionFactor256` = 1,
`kFLASH_RampControlDivisionFactor128` = 2,
`kFLASH_RampControlDivisionFactor64` = 3 }
Enumeration for flash ramp control option.

Functions

- `status_t FLASH_Read (flash_config_t *config, uint32_t start, uint8_t *dest, uint32_t lengthInBytes)`
Reads flash at locations passed in through parameters.

Flash version

- enum `_flash_driver_version_constants` {
 `kFLASH_DriverVersionName` = 'F',
 `kFLASH_DriverVersionMajor` = 2,
 `kFLASH_DriverVersionMinor` = 1,
 `kFLASH_DriverVersionBugfix` = 3 }
 Flash driver version for ROM.
- #define `FSL_FLASH_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 5)`)
 Constructs the version number for drivers.

Flash configuration

- #define `FSL_FEATURE_FLASH_IP_IS_C040HD_ATFC` (1)
 Flash IP Type.
- #define `FSL_FEATURE_FLASH_IP_IS_C040HD_FC` (0)

Flash status

- enum `_flash_status` {
 - `kStatus_FLASH_Success` = MAKE_STATUS(kStatusGroupGeneric, 0),
 - `kStatus_FLASH_InvalidArgument` = MAKE_STATUS(kStatusGroupGeneric, 4),
 - `kStatus_FLASH_SizeError` = MAKE_STATUS(kStatusGroupFlashDriver, 0),
 - `kStatus_FLASH_AlignmentError`,
 - `kStatus_FLASH_AddressError` = MAKE_STATUS(kStatusGroupFlashDriver, 2),
 - `kStatus_FLASH_AccessError`,
 - `kStatus_FLASH_ProtectionViolation`,
 - `kStatus_FLASH_CommandFailure`,
 - `kStatus_FLASH_UnknownProperty` = MAKE_STATUS(kStatusGroupFlashDriver, 6),
 - `kStatus_FLASH_EraseKeyError` = MAKE_STATUS(kStatusGroupFlashDriver, 7),
 - `kStatus_FLASH_RegionExecuteOnly`,
 - `kStatus_FLASH_ExecuteInRamFunctionNotReady`,
 - `kStatus_FLASH_CommandNotSupported` = MAKE_STATUS(kStatusGroupFlashDriver, 11),
 - `kStatus_FLASH_ReadOnlyProperty` = MAKE_STATUS(kStatusGroupFlashDriver, 12),
 - `kStatus_FLASH_InvalidPropertyValue`,
 - `kStatus_FLASH_InvalidSpeculationOption`,
 - `kStatus_FLASH_EccError`,
 - `kStatus_FLASH_CompareError`,
 - `kStatus_FLASH_RegulationLoss` = MAKE_STATUS(kStatusGroupFlashDriver, 0x12),
 - `kStatus_FLASH_InvalidWaitStateCycles`,
 - `kStatus_FLASH_OutOfDateCfpaPage`,
 - `kStatus_FLASH_BlankIfrPageData` = MAKE_STATUS(kStatusGroupFlashDriver, 0x21),
 - `kStatus_FLASH_EncryptedRegionsEraseNotDoneAtOnce`,
 - `kStatus_FLASH_ProgramVerificationNotAllowed`,
 - `kStatus_FLASH_HashCheckError`,
 - `kStatus_FLASH_SealedFfrRegion` = MAKE_STATUS(kStatusGroupFlashDriver, 0x25),
 - `kStatus_FLASH_FfrRegionWriteBroken`,
 - `kStatus_FLASH_NmpaAccessNotAllowed`,
 - `kStatus_FLASH_CmpaCfgDirectEraseNotAllowed`,
 - `kStatus_FLASH_FfrBankIsLocked` = MAKE_STATUS(kStatusGroupFlashDriver, 0x29),
 - `kStatus_FLASH_EraseFrequencyError`,
 - `kStatus_FLASH_ProgramFrequencyError` }

Constructs a status code value from a group and a code number.

- #define `kStatusGroupGeneric` 0
 - Flash driver status group.*
- #define `kStatusGroupFlashDriver` 1

Flash API key

- enum `_flash_driver_api_keys` { `kFLASH_ApiEraseKey` = FOUR_CHAR_CODE('l', 'f', 'e', 'k') }
 - Enumeration for Flash driver API keys.*
- #define `FOUR_CHAR_CODE(a, b, c, d)` (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))
 - Constructs the four character code for the Flash driver API key.*

Initialization

- [status_t FLASH_Init](#) ([flash_config_t](#) *config)
Initializes the global flash properties structure members.

Erasing

- [status_t FLASH_Erase](#) ([flash_config_t](#) *config, uint32_t start, uint32_t lengthInBytes, uint32_t key)
Erases the flash sectors encompassed by parameters passed into function.

Programming

- [status_t FLASH_Program](#) ([flash_config_t](#) *config, uint32_t start, const uint8_t *src, uint32_t lengthInBytes)
Programs flash with data at locations passed in through parameters.

Verification

- [status_t FLASH_VerifyErase](#) ([flash_config_t](#) *config, uint32_t start, uint32_t lengthInBytes)
Verifies an erasure of the desired flash area at a specified margin level.
- [status_t FLASH_VerifyProgram](#) ([flash_config_t](#) *config, uint32_t start, uint32_t lengthInBytes, const uint8_t *expectedData, uint32_t *failedAddress, uint32_t *failedData)
Verifies programming of the desired flash area at a specified margin level.

Properties

- [status_t FLASH_GetProperty](#) ([flash_config_t](#) *config, [flash_property_tag_t](#) whichProperty, uint32_t *value)
Returns the desired flash property.
- void [BOOTLOADER_UserEntry](#) (void *arg)
Run the Bootloader API to force into the ISP mode base on the user arg.

19.4 Data Structure Documentation

19.4.1 struct _flash_ecc_log

19.4.2 struct _flash_mode_config

19.4.3 struct _flash_ffr_config

19.4.4 struct _flash_config

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

Data Fields

- uint32_t [PFlashBlockBase](#)
A base address of the first PFlash block.
- uint32_t [PFlashTotalSize](#)
The size of the combined PFlash block.
- uint32_t [PFlashBlockCount](#)
A number of PFlash blocks.
- uint32_t [PFlashPageSize](#)
The size in bytes of a page of PFlash.
- uint32_t [PFlashSectorSize](#)
The size in bytes of a sector of PFlash.

Field Documentation

- (1) uint32_t _flash_config::PFlashTotalSize
- (2) uint32_t _flash_config::PFlashBlockCount
- (3) uint32_t _flash_config::PFlashPageSize
- (4) uint32_t _flash_config::PFlashSectorSize

19.5 Macro Definition Documentation

19.5.1 #define FSL_FLASH_DRIVER_VERSION (MAKE_VERSION(2, 1, 5))

Flash driver version for SDK Version 2.1.5.

19.5.2 #define FSL_FEATURE_FLASH_IP_IS_C040HD_ATFC (1)

19.5.3 #define kStatusGroupGeneric 0

19.5.4 #define FOUR_CHAR_CODE(a, b, c, d) (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))

19.6 Typedef Documentation

19.6.1 typedef struct `_flash_ecc_log` `flash_ecc_log_t`

19.6.2 typedef struct `_flash_mode_config` `flash_mode_config_t`

19.6.3 typedef struct `_flash_ffr_config` `flash_ffr_config_t`

19.6.4 typedef struct `_flash_config` `flash_config_t`

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

19.7 Enumeration Type Documentation

19.7.1 enum `_flash_driver_version_constants`

Enumerator

- kFLASH_DriverVersionName* Flash driver version name.
- kFLASH_DriverVersionMajor* Major flash driver version.
- kFLASH_DriverVersionMinor* Minor flash driver version.
- kFLASH_DriverVersionBugfix* Bugfix for flash driver version.

19.7.2 enum `_flash_status`

Flash driver status codes.

Enumerator

- kStatus_FLASH_Success* API is executed successfully.
- kStatus_FLASH_InvalidArgument* Invalid argument.
- kStatus_FLASH_SizeError* Error size.
- kStatus_FLASH_AlignmentError* Parameter is not aligned with the specified baseline.
- kStatus_FLASH_AddressError* Address is out of range.
- kStatus_FLASH_AccessError* Invalid instruction codes and out-of bound addresses.
- kStatus_FLASH_ProtectionViolation* The program/erase operation is requested to execute on protected areas.
- kStatus_FLASH_CommandFailure* Run-time error during command execution.
- kStatus_FLASH_UnknownProperty* Unknown property.
- kStatus_FLASH_EraseKeyError* API erase key is invalid.
- kStatus_FLASH_RegionExecuteOnly* The current region is execute-only.
- kStatus_FLASH_ExecuteInRamFunctionNotReady* Execute-in-RAM function is not available.
- kStatus_FLASH_CommandNotSupported* Flash API is not supported.

- kStatus_FLASH_ReadOnlyProperty*** The flash property is read-only.
- kStatus_FLASH_InvalidPropertyValue*** The flash property value is out of range.
- kStatus_FLASH_InvalidSpeculationOption*** The option of flash prefetch speculation is invalid.
- kStatus_FLASH_EccError*** A correctable or uncorrectable error during command execution.
- kStatus_FLASH_CompareError*** Destination and source memory contents do not match.
- kStatus_FLASH_RegulationLoss*** A loss of regulation during read.
- kStatus_FLASH_InvalidWaitStateCycles*** The wait state cycle set to r/w mode is invalid.
- kStatus_FLASH_OutOfDateCfpaPage*** CFPA page version is out of date.
- kStatus_FLASH_BlankIfrPageData*** Blank page cannot be read.
- kStatus_FLASH_EncryptedRegionsEraseNotDoneAtOnce*** Encrypted flash subregions are not erased at once.
- kStatus_FLASH_ProgramVerificationNotAllowed*** Program verification is not allowed when the encryption is enabled.
- kStatus_FLASH_HashCheckError*** Hash check of page data is failed.
- kStatus_FLASH_SealedFfrRegion*** The FFR region is sealed.
- kStatus_FLASH_FfrRegionWriteBroken*** The FFR Spec region is not allowed to be written discontinuously.
- kStatus_FLASH_NmpaAccessNotAllowed*** The NMPA region is not allowed to be read/written/erased.
- kStatus_FLASH_CmpaCfgDirectEraseNotAllowed*** The CMPA Cfg region is not allowed to be erased directly.
- kStatus_FLASH_FfrBankIsLocked*** The FFR bank region is locked.
- kStatus_FLASH_EraseFrequencyError*** Core frequency is over 100MHZ.
- kStatus_FLASH_ProgramFrequencyError*** Core frequency is over 100MHZ.

19.7.3 enum_flash_driver_api_keys

Note

The resulting value is built with a byte order such that the string being readable in expected order when viewed in a hex editor, if the value is treated as a 32-bit little endian value.

Enumerator

- kFLASH_ApiEraseKey*** Key value used to validate all flash erase APIs.

19.7.4 enum_flash_property_tag

Enumerator

- kFLASH_PropertyPflashSectorSize*** Pflash sector size property.
- kFLASH_PropertyPflashTotalSize*** Pflash total size property.
- kFLASH_PropertyPflashBlockSize*** Pflash block size property.

kFLASH_PropertyPflashBlockCount Pflash block count property.
kFLASH_PropertyPflashBlockBaseAddr Pflash block base address property.
kFLASH_PropertyPflashPageSize Pflash page size property.
kFLASH_PropertyPflashSystemFreq System Frequency System Frequency.
kFLASH_PropertyFfrSectorSize FFR sector size property.
kFLASH_PropertyFfrTotalSize FFR total size property.
kFLASH_PropertyFfrBlockBaseAddr FFR block base address property.
kFLASH_PropertyFfrPageSize FFR page size property.

19.7.5 enum_flash_max_erase_page_value

Enumerator

kFLASH_MaxPagesToErase The max value in pages to erase.

19.7.6 enum_flash_alignment_property

Enumerator

kFLASH_AlignementUnitVerifyErase The alignment unit in bytes used for verify erase operation.
kFLASH_AlignementUnitProgram The alignment unit in bytes used for program operation.
kFLASH_AlignementUnitSingleWordRead The alignment unit in bytes used for verify program operation. The alignment unit in bytes used for SingleWordRead command.

19.7.7 enum_flash_read_ecc_option

Enumerator

kFLASH_ReadWithEccOff ECC is on.

19.7.8 enum_flash_read_margin_option

Enumerator

kFLASH_ReadMarginNormal Normal read.
kFLASH_ReadMarginVsProgram Margin vs. program
kFLASH_ReadMarginVsErase Margin vs. erase
kFLASH_ReadMarginIllegalBitCombination Illegal bit combination.

19.7.9 enum _flash_read_dmacc_option

Enumerator

kFLASH_ReadDmaccDisabled Memory word.

kFLASH_ReadDmaccEnabled DMACC word.

19.7.10 enum _flash_ramp_control_option

Enumerator

kFLASH_RampControlDivisionFactorReserved Reserved.

kFLASH_RampControlDivisionFactor256 $\text{clk48mhz} / 256 = 187.5\text{KHz}$

kFLASH_RampControlDivisionFactor128 $\text{clk48mhz} / 128 = 375\text{KHz}$

kFLASH_RampControlDivisionFactor64 $\text{clk48mhz} / 64 = 750\text{KHz}$

19.8 Function Documentation

19.8.1 status_t FLASH_Init (flash_config_t * config)

This function checks and initializes the Flash module for the other Flash APIs.

Parameters

<i>config</i>	Pointer to the storage for the driver runtime state.
---------------	--

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.2 status_t FLASH_Erase (flash_config_t * config, uint32_t start, uint32_t lengthInBytes, uint32_t key)

This function erases the appropriate number of flash sectors based on the desired start address and length.

Parameters

<i>config</i>	The pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be erased. The start address need to be 512bytes-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words) to be erased. Must be 512bytes-aligned.
<i>key</i>	The value used to validate all flash erase APIs.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully; the appropriate number of flash sectors based on the desired start address and length were erased successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	The parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_AddressError</i>	The address is out of range.
<i>kStatus_FLASH_EraseKeyError</i>	The API erase key is invalid.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.3 `status_t FLASH_Program (flash_config_t * config, uint32_t start, const uint8_t * src, uint32_t lengthInBytes)`

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be programmed. Must be 512bytes-aligned.
<i>src</i>	A pointer to the source buffer of data that is to be programmed into the flash.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be programmed. Must be 512bytes-aligned.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully; the desired data were programmed successfully into flash based on desired start address and length.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_AccessError</i>	Invalid instruction codes and out-of bounds addresses.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.4 status_t FLASH_Read (flash_config_t * config, uint32_t start, uint8_t * dest, uint32_t lengthInBytes)

This function read the flash memory from a given flash area as determined by the start address and the length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be read.
<i>dest</i>	A pointer to the dest buffer of data that is to be read from the flash.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be read.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FLASH_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_AccessError</i>	Invalid instruction codes and out-of bounds addresses.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.5 `status_t FLASH_VerifyErase (flash_config_t * config, uint32_t start, uint32_t lengthInBytes)`

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be verified. The start address need to be 512bytes-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified. Must be 512bytes-aligned.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully; the specified FLASH region has been erased.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with specified baseline.
<i>kStatus_FLASH_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_AccessError</i>	Invalid instruction codes and out-of bounds addresses.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.6 status_t FLASH_VerifyProgram (flash_config_t * config, uint32_t start, uint32_t lengthInBytes, const uint8_t * expectedData, uint32_t * failedAddress, uint32_t * failedData)

This function verifies the data programmed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>start</i>	The start address of the desired flash memory to be verified. need be 512bytes-aligned.
<i>lengthInBytes</i>	The length, given in bytes (not words or long-words), to be verified. need be 512bytes-aligned.
<i>expectedData</i>	A pointer to the expected data that is to be verified against.
<i>failedAddress</i>	A pointer to the returned failing address.
<i>failedData</i>	A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully; the desired data have been successfully programed into specified FLASH region.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_AlignmentError</i>	Parameter is not aligned with specified baseline.
<i>kStatus_FLASH_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_AccessError</i>	Invalid instruction codes and out-of bounds addresses.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandFailure</i>	Run-time error during the command execution.
<i>kStatus_FLASH_CommandNotSupported</i>	Flash API is not supported.
<i>kStatus_FLASH_EccError</i>	A correctable or uncorrectable error during command execution.

19.8.7 status_t FLASH_GetProperty (flash_config_t * config, flash_property_tag_t whichProperty, uint32_t * value)

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>whichProperty</i>	The desired property from the list of properties in enum flash_property_tag_t
<i>value</i>	A pointer to the value returned for the desired flash property.

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully; the flash property was stored to value.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FLASH_UnknownProperty</i>	An unknown property tag.

19.8.8 void BOOTLOADER_UserEntry (void * arg)

Parameters

<i>arg</i>	Indicates API prototype fields definition. Refer to the above user_app_boot_invoke_option_t structure
------------	---

19.9 IAP_FFR Driver

19.9.1 Overview

Files

- file `fsl_iap_ffr.h`

Macros

- #define `ALIGN_DOWN(x, a) ((x) & (uint32_t)-((int32_t)(a)))`
Alignment(down) utility.
- #define `ALIGN_UP(x, a) (-((int32_t)((uint32_t)-((int32_t)(x)) & (uint32_t)-((int32_t)(a)))))`
Alignment(up) utility.

Enumerations

- enum `_flash_ffr_page_offset` {
`kFfrPageOffset_CFPA = 0,`
`kFfrPageOffset_CFPA_Scratch = 0,`
`kFfrPageOffset_CFPA_Cfg = 1,`
`kFfrPageOffset_CFPA_CfgPong = 2,`
`kFfrPageOffset_CMPA = 3,`
`kFfrPageOffset_CMPA_Cfg = 3,`
`kFfrPageOffset_CMPA_Key = 4,`
`kFfrPageOffset_NMPA = 7,`
`kFfrPageOffset_NMPA_Romcp = 7,`
`kFfrPageOffset_NMPA_Repair = 9,`
`kFfrPageOffset_NMPA_Cfg = 15,`
`kFfrPageOffset_NMPA_End = 16 }`
flash ffr page offset.
- enum `_flash_ffr_page_num` {
`kFfrPageNum_CFPA = 3,`
`kFfrPageNum_CMPA = 4,`
`kFfrPageNum_NMPA = 10 }`
flash ffr page number.

Flash IFR version

- #define `FSL_FLASH_IFR_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))`
Flash IFR driver version for SDK.

FFR APIs

- `status_t FFR_Init (flash_config_t *config)`
Initializes the global FFR properties structure members.
- `status_t FFR_Lock_All (flash_config_t *config)`
Enable firewall for all flash banks.
- `status_t FFR_InfieldPageWrite (flash_config_t *config, uint8_t *page_data, uint32_t valid_len)`
APIs to access CFPA pages.
- `status_t FFR_GetCustomerInfieldData (flash_config_t *config, uint8_t *pData, uint32_t offset, uint32_t len)`
APIs to access CFPA pages.
- `status_t FFR_CustFactoryPageWrite (flash_config_t *config, uint8_t *page_data, bool seal_part)`
APIs to access CMPA pages.
- `status_t FFR_GetCustomerData (flash_config_t *config, uint8_t *pData, uint32_t offset, uint32_t len)`
APIs to access CMPA page.
- `status_t FFR_GetUUID (flash_config_t *config, uint8_t *uuid)`
APIs to access CMPA page.
- `status_t FFR_KeystoreWrite (flash_config_t *config, ffr_key_store_t *pKeyStore)`
This routine writes the 3 pages allocated for Key store data,.
- `status_t FFR_KeystoreGetAC (flash_config_t *config, uint8_t *pActivationCode)`
Get/Read Key store code routines.
- `status_t FFR_KeystoreGetKC (flash_config_t *config, uint8_t *pKeyCode, ffr_key_type_t key-Index)`
Get/Read Key store code routines.

19.9.2 Macro Definition Documentation

19.9.2.1 #define FSL_FLASH_IFR_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))

Version 2.1.0.

19.9.2.2 #define ALIGN_DOWN(x, a) ((x) & (uint32_t)-((int32_t)(a)))

19.9.2.3 #define ALIGN_UP(x, a) (-((int32_t)((uint32_t)-((int32_t)(x))) & (uint32_t)-((int32_t)(a))))

19.9.3 Enumeration Type Documentation

19.9.3.1 enum _flash_ffr_page_offset

Enumerator

kFfrPageOffset_CFPA Customer In-Field programmed area.

kFfrPageOffset_CFPA_Scratch CFPA Scratch page.

kFfrPageOffset_CFPA_Cfg CFPA Configuration area (Ping page)

kFfrPageOffset_CFPA_CfgPong Same as CFPA page (Pong page)
kFfrPageOffset_CMPA Customer Manufacturing programmed area.
kFfrPageOffset_CMPA_Cfg CMPA Configuration area (Part of CMPA)
kFfrPageOffset_CMPA_Key Key Store area (Part of CMPA)
kFfrPageOffset_NMPA NXP Manufacturing programmed area.
kFfrPageOffset_NMPA_Romcp ROM patch area (Part of NMPA)
kFfrPageOffset_NMPA_Repair Repair area (Part of NMPA)
kFfrPageOffset_NMPA_Cfg NMPA configuration area (Part of NMPA)
kFfrPageOffset_NMPA_End Reserved (Part of NMPA)

19.9.3.2 enum _flash_ffr_page_num

Enumerator

kFfrPageNum_CFPA Customer In-Field programmed area.
kFfrPageNum_CMPA Customer Manufacturing programmed area.
kFfrPageNum_NMPA NXP Manufacturing programmed area.

19.9.4 Function Documentation

19.9.4.1 status_t FFR_Init (flash_config_t * config)

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
---------------	--

Return values

<i>kStatus_FLASH_Success</i>	API was executed successfully.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.

19.9.4.2 status_t FFR_Lock_All (flash_config_t * config)

CFPA, CMPA, and NMPA flash areas region will be locked, After this function executed; Unless the board is reset again.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
---------------	--

Return values

<i>kStatus_FLASH_Success</i>	An invalid argument is provided.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.

19.9.4.3 status_t FFR_InfieldPageWrite (flash_config_t * config, uint8_t * page_data, uint32_t valid_len)

This routine will erase CFPA and program the CFPA page with passed data.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>page_data</i>	A pointer to the source buffer of data that is to be programmed into the CFPA.
<i>valid_len</i>	The length, given in bytes, to be programmed.

Return values

<i>kStatus_FLASH_Success</i>	The desire page-data were programed successfully into CFPA.
<i>kStatus_FLASH_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_FTFx_AddressError</i>	Address is out of range.
<i>kStatus_FLASH_FfrBankIsLocked</i>	The CFPA was locked.
<i>kStatus_FLASH_OutOfDateCfpaPage</i>	It is not newest CFPA page.

19.9.4.4 status_t FFR_GetCustomerInfieldData (flash_config_t * config, uint8_t * pData, uint32_t offset, uint32_t len)

Generic read function, used by customer to read data stored in 'Customer In-field Page'.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pData</i>	A pointer to the dest buffer of data that is to be read from 'Customer In-field Page'.
<i>offset</i>	An offset from the 'Customer In-field Page' start address.
<i>len</i>	The length, given in bytes, to be read.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer In-field Page'.
<i>kStatus_FLASH_Invalid-Argument</i>	An invalid argument is provided.
<i>kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_-CommandFailure</i>	access error.

19.9.4.5 status_t FFR_CustFactoryPageWrite (flash_config_t * config, uint8_t * page_data, bool seal_part)

This routine will erase "customer factory page" and program the page with passed data. If 'seal_part' parameter is TRUE then the routine will compute SHA256 hash of the page contents and then programs the pages. 1. During development customer code uses this API with 'seal_part' set to FALSE. 2. During manufacturing this parameter should be set to TRUE to seal the part from further modifications 3. This routine checks if the page is sealed or not. A page is said to be sealed if the SHA256 value in the page has non-zero value. On boot ROM locks the firewall for the region if hash is programmed anyways. So, write/erase commands will fail eventually.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>page_data</i>	A pointer to the source buffer of data that is to be programmed into the "customer factory page".
<i>seal_part</i>	Set false for During development customer code.

Return values

<i>kStatus_FLASH_Success</i>	The desire page-data were programed successfully into CMPA.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_-CommandFailure</i>	access error.

19.9.4.6 status_t FFR_GetCustomerData (flash_config_t * config, uint8_t * pData, uint32_t offset, uint32_t len)

Read data stored in 'Customer Factory CFG Page'.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pData</i>	A pointer to the dest buffer of data that is to be read from the Customer Factory CFG Page.
<i>offset</i>	Address offset relative to the CMPA area.
<i>len</i>	The length, given in bytes to be read.

Return values

<i>kStatus_FLASH_Success</i>	Get data from 'Customer Factory CFG Page'.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_-CommandFailure</i>	access error.

19.9.4.7 status_t FFR_GetUUID (flash_config_t * config, uint8_t * uuid)

1.SW should use this API routine to get the UUID of the chip. 2.Calling routine should pass a pointer to buffer which can hold 128-bit value.

19.9.4.8 status_t FFR_KeystoreWrite (flash_config_t * config, ffr_key_store_t * pKeyStore)

- 1.Used during manufacturing. Should write pages when 'customer factory page' is not in sealed state.
- 2.Optional routines to set individual data members (activation code, key codes etc) to construct the key store structure in RAM before committing it to IFR/FFR.

Parameters

<i>config</i>	A pointer to the storage for the driver runtime state.
<i>pKeyStore</i>	A Pointer to the 3 pages allocated for Key store data. that will be written to 'customer factory page'.

Return values

<i>kStatus_FLASH_Success</i>	The key were programed successfully into FFR.
<i>kStatus_FLASH_Invalid-Argument</i>	Parameter is not aligned with the specified baseline.
<i>kStatus_FTFx_Address-Error</i>	Address is out of range.
<i>kStatus_FLASH_-CommandFailure</i>	access error.

19.9.4.9 status_t FFR_KeystoreGetAC (flash_config_t * config, uint8_t * pActivationCode)

1. Calling code should pass buffer pointer which can hold activation code 1192 bytes.
2. Check if flash aperture is small or regular and read the data appropriately.

19.9.4.10 status_t FFR_KeystoreGetKC (flash_config_t * config, uint8_t * pKeyCode, ffr_key_type_t keyIndex)

1. Calling code should pass buffer pointer which can hold key code 52 bytes.
2. Check if flash aperture is small or regular and read the data appropriately.
3. keyIndex specifies which key code is read.

19.10 IAP_KBP Driver

19.10.1 Overview

Data Structures

- struct [_kb_region](#)
Memory region definition. [More...](#)
- struct [_kb_load_sb](#)
User-provided options passed into [kb_init\(\)](#). [More...](#)
- struct [_memory_region_interface](#)
Interface to memory operations for one region of memory. [More...](#)
- struct [_memory_map_entry](#)
Structure of a memory map entry. [More...](#)

Macros

- #define [kStatusGroup_RomApi](#) (108U)
ROM API status group number.

Typedefs

- typedef enum [_kb_operation](#) [kb_operation_t](#)
Details of the operation to be performed by the ROM.
- typedef struct [_kb_region](#) [kb_region_t](#)
Memory region definition.
- typedef struct [_kb_load_sb](#) [kb_load_sb_t](#)
User-provided options passed into [kb_init\(\)](#).
- typedef struct [_memory_region_interface](#) [memory_region_interface_t](#)
Interface to memory operations for one region of memory.
- typedef struct [_memory_map_entry](#) [memory_map_entry_t](#)
Structure of a memory map entry.

Enumerations

- enum {
[kStatus_RomApiExecuteCompleted](#) = [kStatus_Success](#),
[kStatus_RomApiNeedMoreData](#),
[kStatus_RomApiBufferSizeNotEnough](#),
[kStatus_RomApiInvalidBuffer](#) }
ROM API status codes.
- enum [_kb_operation](#) {
[kRomAuthenticateImage](#) = 1,
[kRomLoadImage](#) = 2 }
ROM API operation codes.

Details of the operation to be performed by the ROM.

- enum `_kb_security_profile`
Security constraint flags, Security profile flags.

Functions

- `status_t kb_init` (`kb_session_ref_t **session`, `const kb_options_t *options`)
Initialize ROM API for a given operation.
- `status_t kb_deinit` (`kb_session_ref_t *session`)
Cleans up the ROM API context.
- `status_t kb_execute` (`kb_session_ref_t *session`, `const uint8_t *data`, `uint32_t dataLength`)
Perform the operation configured during init.

19.10.2 Data Structure Documentation

19.10.2.1 struct `_kb_region`

19.10.2.2 struct `_kb_load_sb`

The `buffer` field is a pointer to memory provided by the caller for use by Kboot during execution of the operation. Minimum size is the size of each certificate in the chain plus 432 bytes additional per certificate.

The `profile` field is a mask that specifies which features are required in the SB file or image being processed. This includes the minimum AES and RSA key sizes. See the `_kb_security_profile` enum for profile mask constants. The image being loaded or authenticated must match the profile or an error will be returned.

`minBuildNumber` is an optional field that can be used to prevent version rollback. The API will check the build number of the image, and if it is less than `minBuildNumber` will fail with an error.

`maxImageLength` is used to verify the `offsetToCertificateBlockHeaderInBytes` value at the beginning of a signed image. It should be set to the length of the SB file. If verifying an image in flash, it can be set to the internal flash size or a large number like `0x10000000`.

`userRHK` can optionally be used by the user to override the RHK in IFR. If `userRHK` is not NULL, it points to a 32-byte array containing the SHA-256 of the root certificate's RSA public key.

The `regions` field points to an array of memory regions that the SB file being loaded is allowed to access. If `regions` is NULL, then all memory is accessible by the SB file. This feature is required to prevent a malicious image from erasing good code or RAM contents while it is being loaded, only for us to find that the image is inauthentic when we hit the end of the section.

`overrideSBBootSectionID` lets the caller override the default section of the SB file that is processed during a `kKbootLoadSB` operation. By default, the section specified in the `firstBootableSectionID` field of the SB header is loaded. If `overrideSBBootSectionID` is non-zero, then the section with the given ID will be loaded instead.

The `userSBKEK` field lets a user provide their own AES-256 key for unwrapping keys in an SB file during the `kKbootLoadSB` operation. `userSBKEK` should point to a 32-byte AES-256 key. If `userSBKEK` is N-

NULL then the IFR SBKEK will be used. After `kb_init()` returns, the caller should zero out the data pointed to by `userSBKEK`, as the API will have installed the key in the CAU3.

19.10.2.3 struct `_memory_region_interface`

19.10.2.4 struct `_memory_map_entry`

19.10.3 Typedef Documentation

19.10.3.1 typedef enum `_kb_operation kb_operation_t`

The `kRomAuthenticateImage` operation requires the entire signed image to be available to the application.

19.10.3.2 typedef struct `_kb_load_sb kb_load_sb_t`

The `buffer` field is a pointer to memory provided by the caller for use by Kboot during execution of the operation. Minimum size is the size of each certificate in the chain plus 432 bytes additional per certificate.

The `profile` field is a mask that specifies which features are required in the SB file or image being processed. This includes the minimum AES and RSA key sizes. See the `_kb_security_profile` enum for profile mask constants. The image being loaded or authenticated must match the profile or an error will be returned.

`minBuildNumber` is an optional field that can be used to prevent version rollback. The API will check the build number of the image, and if it is less than `minBuildNumber` will fail with an error.

`maxImageLength` is used to verify the `offsetToCertificateBlockHeaderInBytes` value at the beginning of a signed image. It should be set to the length of the SB file. If verifying an image in flash, it can be set to the internal flash size or a large number like `0x10000000`.

`userRHK` can optionally be used by the user to override the RHK in IFR. If `userRHK` is not NULL, it points to a 32-byte array containing the SHA-256 of the root certificate's RSA public key.

The `regions` field points to an array of memory regions that the SB file being loaded is allowed to access. If `regions` is NULL, then all memory is accessible by the SB file. This feature is required to prevent a malicious image from erasing good code or RAM contents while it is being loaded, only for us to find that the image is inauthentic when we hit the end of the section.

`overrideSBBootSectionID` lets the caller override the default section of the SB file that is processed during a `kKbootLoadSB` operation. By default, the section specified in the `firstBootableSectionID` field of the SB header is loaded. If `overrideSBBootSectionID` is non-zero, then the section with the given ID will be loaded instead.

The `userSBKEK` field lets a user provide their own AES-256 key for unwrapping keys in an SB file during the `kKbootLoadSB` operation. `userSBKEK` should point to a 32-byte AES-256 key. If `userSBKEK` is NULL then the IFR SBKEK will be used. After `kb_init()` returns, the caller should zero out the data pointed to by `userSBKEK`, as the API will have installed the key in the CAU3.

19.10.4 Enumeration Type Documentation

19.10.4.1 anonymous enum

Enumerator

kStatus_RomApiExecuteCompleted ROM successfully process the whole sb file/boot image.

kStatus_RomApiNeedMoreData ROM needs more data to continue processing the boot image.

kStatus_RomApiBufferSizeNotEnough The user buffer is not enough for use by Kboot during execution of the operation.

kStatus_RomApiInvalidBuffer The user buffer is not ok for sbloader or authentication.

19.10.4.2 enum_kb_operation

The [kRomAuthenticateImage](#) operation requires the entire signed image to be available to the application.

Enumerator

kRomAuthenticateImage Authenticate a signed image.

kRomLoadImage Load SB file.

19.10.5 Function Documentation

19.10.5.1 status_t kb_init (kb_session_ref_t ** session, const kb_options_t * options)

Initiates the ROM API based on the options provided by the application in the second argument. Every call to rom_init() should be paired with a call to rom_deinit().

Return values

<i>kStatus_Success</i>	API was executed successfully.
<i>kStatus_InvalidArgument</i>	An invalid argument is provided.
<i>kStatus_RomApiBufferSizeNotEnough</i>	The user buffer is not enough for use by Kboot during execution of the operation.
<i>kStatus_RomApiInvalidBuffer</i>	The user buffer is not ok for sbloader or authentication.

<i>kStatus_SKBOOT_Fail</i>	Return the failed status of secure boot.
<i>kStatus_SKBOOT_Key-StoreMarkerInvalid</i>	The key code for the particular PRINCE region is not present in the keystore
<i>kStatus_SKBOOT_Success</i>	Return the successful status of secure boot.

19.10.5.2 status_t kb_deinit (kb_session_ref_t * session)

After this call, the context parameter can be reused for another operation by calling rom_init() again.

Return values

<i>kStatus_Success</i>	API was executed successfully
------------------------	-------------------------------

19.10.5.3 status_t kb_execute (kb_session_ref_t * session, const uint8_t * data, uint32_t dataLength)

This application must call this API repeatedly, passing in sequential chunks of data from the boot image (SB file) that is to be processed. The ROM will perform the selected operation on this data and return. The application may call this function with as much or as little data as it wishes, which can be used to select the granularity of time given to the application in between executing the operation.

Parameters

<i>session</i>	Current ROM context pointer.
<i>data</i>	Buffer of boot image data provided to the ROM by the application.
<i>dataLength</i>	Length in bytes of the data in the buffer provided to the ROM.

Return values

<i>kStatus_Success</i>	ROM successfully process the part of sb file/boot image.
<i>kStatus_RomApiExecute-Completed</i>	ROM successfully process the whole sb file/boot image.
<i>kStatus_Fail</i>	An error occurred while executing the operation.
<i>kStatus_RomApiNeed-MoreData</i>	No error occurred, but the ROM needs more data to continue processing the boot image.

<i>kStatus_RomApiBuffer-SizeNotEnough</i>	user buffer is not enough for use by Kboot during execution of the operation.
---	---

19.11 skboot_authenticate

19.11.1 Overview

Typedefs

- typedef enum `_skboot_status` `skboot_status_t`
SKBOOT return status.
- typedef enum `_secure_bool` `secure_bool_t`
Secure bool flag.

Enumerations

- enum `_skboot_status` {
`kStatus_SKBOOT_Success` = 0x5ac3c35au,
`kStatus_SKBOOT_Fail` = 0xc35ac35au,
`kStatus_SKBOOT_InvalidArgument` = 0xc35a5ac3u,
`kStatus_SKBOOT_KeyStoreMarkerInvalid` = 0xc3c35a5au,
`kStatus_SKBOOT_HashcryptFinishedWithStatusSuccess`,
`kStatus_SKBOOT_HashcryptFinishedWithStatusFail`,
`kStatus_SKBOOT_Success` = 0x5ac3c35au,
`kStatus_SKBOOT_Fail` = 0xc35ac35au,
`kStatus_SKBOOT_InvalidArgument` = 0xc35a5ac3u,
`kStatus_SKBOOT_KeyStoreMarkerInvalid` = 0xc3c35a5au }
SKBOOT return status.
- enum `_secure_bool` {
`kSECURE_TRUE` = 0xc33cc33cU,
`kSECURE_FALSE` = 0x5aa55aa5U,
`kSECURE_CALLPROTECT_SECURITY_FLAGS` = 0xc33c5aa5U,
`kSECURE_CALLPROTECT_IS_APP_READY` = 0x5aa5c33cU,
`kSECURE_TRACKER_VERIFIED` = 0x55aacc33U,
`kSECURE_TRUE` = 0xc33cc33cU,
`kSECURE_FALSE` = 0x5aa55aa5U }
Secure bool flag.

Functions

- `skboot_status_t` `skboot_authenticate` (`const uint8_t *imageStartAddr`, `secure_bool_t *isSign-Verified`)
Authenticate entry function with ARENA allocator init.
- void `HASH_IRQHandler` (void)
Interface for image authentication API.

19.11.2 Enumeration Type Documentation

19.11.2.1 enum _skboot_status

Enumerator

kStatus_SKBOOT_Success SKBOOT return success status.
kStatus_SKBOOT_Fail SKBOOT return fail status.
kStatus_SKBOOT_InvalidArgument SKBOOT return invalid argument status.
kStatus_SKBOOT_KeyStoreMarkerInvalid SKBOOT return Keystore invalid Marker status.
kStatus_SKBOOT_HashcryptFinishedWithStatusSuccess SKBOOT return Hashcrypt finished with the success status.
kStatus_SKBOOT_HashcryptFinishedWithStatusFail SKBOOT return Hashcrypt finished with the fail status.
kStatus_SKBOOT_Success PRINCE Success.
kStatus_SKBOOT_Fail PRINCE Fail.
kStatus_SKBOOT_InvalidArgument PRINCE Invalid argument.
kStatus_SKBOOT_KeyStoreMarkerInvalid PRINCE Invalid marker.

19.11.2.2 enum _secure_bool

Enumerator

kSECURE_TRUE Secure true flag.
kSECURE_FALSE Secure false flag.
kSECURE_CALLPROTECT_SECURITY_FLAGS Secure call protect the security flag.
kSECURE_CALLPROTECT_IS_APP_READY Secure call protect the app is ready flag.
kSECURE_TRACKER_VERIFIED Secure tracker verified flag.
kSECURE_TRUE PRINCE true.
kSECURE_FALSE PRINCE false.

19.11.3 Function Documentation

19.11.3.1 skboot_status_t skboot_authenticate (const uint8_t * *imageStartAddr*, secure_bool_t * *isSignVerified*)

This is called by ROM boot or by ROM API g_skbootAuthenticateInterface

Chapter 20

INPUTMUX: Input Multiplexing Driver

20.1 Overview

The MCUXpresso SDK provides a driver for the Input multiplexing (INPUTMUX).

It configures the inputs to the pin interrupt block, DMA trigger, and frequency measure function. Once configured, the clock is not needed for the inputmux.

20.2 Input Multiplexing Driver operation

INPUTMUX_AttachSignal function configures the specified input

20.3 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/inputmux

Files

- file [fsl_inputmux.h](#)
- file [fsl_inputmux_connections.h](#)

Functions

- void [INPUTMUX_Init](#) (INPUTMUX_Type *base)
Initialize INPUTMUX peripheral.
- void [INPUTMUX_AttachSignal](#) (INPUTMUX_Type *base, uint32_t index, [inputmux_connection_t](#) connection)
Attaches a signal.
- void [INPUTMUX_EnableSignal](#) (INPUTMUX_Type *base, [inputmux_signal_t](#) signal, bool enable)
Enable/disable a signal.
- void [INPUTMUX_Deinit](#) (INPUTMUX_Type *base)
Deinitialize INPUTMUX peripheral.

Input multiplexing connections

- enum [_inputmux_connection_t](#) {
[kINPUTMUX_SctGpi0ToSct0](#) = 0U + (SCT0_INMUX0 << PMUX_SHIFT) ,
[kINPUTMUX_DebugHaltedToSct0](#) = 23U + (SCT0_INMUX0 << PMUX_SHIFT) ,
[kINPUTMUX_I2sSharedWs1ToTimer0Captsel](#) = 24U + (TIMER0CAPTSEL0 << PMUX_SHIFT) ,
[kINPUTMUX_I2sSharedWs1ToTimer1Captsel](#) = 24U + (TIMER1CAPTSEL0 << PMUX_SHIFT) ,
[kINPUTMUX_I2sSharedWs1ToTimer2Captsel](#) = 24U + (TIMER2CAPTSEL0 << PMUX_SHIF-

```

T),
kINPUTMUX_GpioPort1Pin31ToPintsel = 63U + (PINTSEL0 << PMUX_SHIFT),
kINPUTMUX_HashDmaRxToDma0 = 21U + (DMA0_ITRIG_INMUX0 << PMUX_SHIFT),
kINPUTMUX_Dma0Adc0Ch1TrigoutToTriginChannels = 22U + (DMA0_OTRIG_INMUX0 <<
PMUX_SHIFT),
kINPUTMUX_FreqmeGpioClk_bRef = 7u + (FREQMEAS_REF_REG << PMUX_SHIFT),
kINPUTMUX_FreqmeGpioClk_bTarget = 7u + (FREQMEAS_TARGET_REG << PMUX_SHIF
FT),
kINPUTMUX_I2sSharedWs1ToTimer3Captsel = 24U + (TIMER3CAPTSEL0 << PMUX_SHIF
T),
kINPUTMUX_GpioPort0Pin31ToPintSecsel = 31U + (PINTSECSEL0 << PMUX_SHIFT),
kINPUTMUX_HashDmaRxToDma1 = 14U + (DMA1_ITRIG_INMUX0 << PMUX_SHIFT) }

```

INPUTMUX connections type.

- enum `_inputmux_signal_t` {

```

kINPUTMUX_HashCryptToDmac0Ch0RequestEna = 0U + (DMA0_REQ_ENA_ID << ENA_S
HIFT),
kINPUTMUX_Adc0FIFO1ToDmac0Ch22RequestEna = 22U + (DMA0_REQ_ENA_ID << EN
A_SHIFT),
kINPUTMUX_Flexcomm3TxToDmac1Ch9RequestEna = 9U + (DMA1_REQ_ENA_ID << EN
A_SHIFT),
kINPUTMUX_Dmac0InputTriggerHashOutEna = 21U + (DMA0_ITRIG_ENA_ID << ENA_SH
IFT) }

```

INPUTMUX signal enable/disable type.

- typedef enum `_inputmux_connection_t` `inputmux_connection_t`

INPUTMUX connections type.

- typedef enum `_inputmux_signal_t` `inputmux_signal_t`

INPUTMUX signal enable/disable type.

- #define `SCT0_INMUX0` 0x00U

Periphinmux IDs.

- #define `TIMER0CAPTSEL0` 0x20U
- #define `TIMER1CAPTSEL0` 0x40U
- #define `TIMER2CAPTSEL0` 0x60U
- #define `PINTSEL_PMUX_ID` 0xC0U
- #define `PINTSEL0` 0xC0U
- #define `DMA0_ITRIG_INMUX0` 0xE0U
- #define `DMA0_OTRIG_INMUX0` 0x160U
- #define `FREQMEAS_REF_REG` 0x180U
- #define `FREQMEAS_TARGET_REG` 0x184U
- #define `TIMER3CAPTSEL0` 0x1A0U
- #define `TIMER4CAPTSEL0` 0x1C0U
- #define `PINTSECSEL0` 0x1E0U
- #define `DMA1_ITRIG_INMUX0` 0x200U
- #define `DMA1_OTRIG_INMUX0` 0x240U
- #define `DMA0_REQ_ENA_ID` 0x740U
- #define `DMA1_REQ_ENA_ID` 0x760U
- #define `DMA0_ITRIG_ENA_ID` 0x780U
- #define `DMA1_ITRIG_ENA_ID` 0x7A0U
- #define `ENA_SHIFT` 8U
- #define `PMUX_SHIFT` 20U

Driver version

- #define `FSL_INPUTMUX_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 7)`)
Group interrupt driver version for SDK.

20.4 Enumeration Type Documentation

20.4.1 enum `_inputmux_connection_t`

Enumerator

kINPUTMUX_SctGpi0ToSct0 SCT0 INMUX.
kINPUTMUX_DebugHaltedToSct0 TIMER0 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer0Cptsel TIMER1 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer1Cptsel TIMER2 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer2Cptsel Pin interrupt select.
kINPUTMUX_GpioPort1Pin31ToPintsel DMA0 Input trigger.
kINPUTMUX_HashDmaRxToDma0 DMA0 output trigger.
kINPUTMUX_Dma0Adc0Ch1TrigoutToTriginChannels Selection for frequency measurement reference clock.
kINPUTMUX_FreqmeGpioClk_bRef Selection for frequency measurement target clock.
kINPUTMUX_FreqmeGpioClk_bTarget TIMER3 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer3Cptsel Timer4 CAPTSEL.
kINPUTMUX_GpioPort0Pin31ToPintSecsel DMA1 Input trigger.
kINPUTMUX_HashDmaRxToDma1 DMA1 output trigger.

20.4.2 enum `_inputmux_signal_t`

Enumerator

kINPUTMUX_HashCryptToDmac0Ch0RequestEna DMA0 REQ signal.
kINPUTMUX_Adc0FIFO1ToDmac0Ch22RequestEna DMA1 REQ signal.
kINPUTMUX_Flexcomm3TxToDmac1Ch9RequestEna DMA0 input trigger source enable.
kINPUTMUX_Dmac0InputTriggerHashOutEna DMA1 input trigger source enable.

20.5 Function Documentation

20.5.1 void `INPUTMUX_Init (INPUTMUX_Type * base)`

This function enables the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	--

Return values

<i>None.</i>	
--------------	--

20.5.2 void INPUTMUX_AttachSignal (INPUTMUX_Type * *base*, uint32_t *index*, inputmux_connection_t *connection*)

This function attaches multiplexed signals from INPUTMUX to target signals. For example, to attach GPIO PORT0 Pin 5 to PINT peripheral, do the following:

```
* INPUTMUX_AttachSignal(INPUTMUX, 2, kINPUTMUX_GpioPort0Pin5ToPintsel);
*
```

In this example, INTMUX has 8 registers for PINT, PINT_SEL0~PINT_SEL7. With parameter *index* specified as 2, this function configures register PINT_SEL2.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
<i>index</i>	The serial number of destination register in the group of INPUTMUX registers with same name.
<i>connection</i>	Applies signal from source signals collection to target signal.

Return values

<i>None.</i>	
--------------	--

20.5.3 void INPUTMUX_EnableSignal (INPUTMUX_Type * *base*, inputmux_signal_t *signal*, bool *enable*)

This function gates the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
<i>signal</i>	Enable signal register id and bit offset.
<i>enable</i>	Selects enable or disable.

Return values

<i>None.</i>	
--------------	--

20.5.4 void INPUTMUX_Deinit (INPUTMUX_Type * *base*)

This function disables the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	--

Return values

<i>None.</i>	
--------------	--

Chapter 21

LPADC: 12-bit SAR Analog-to-Digital Converter Driver

21.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 12-bit SAR Analog-to-Digital Converter (LP-ADC) module of MCUXpresso SDK devices.

21.2 Typical use case

21.2.1 Polling Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc`

21.2.2 Interrupt Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc`

Files

- file [fsl_lpadc.h](#)

Data Structures

- struct [lpadc_config_t](#)
LPADC global configuration. [More...](#)
- struct [lpadc_conv_command_config_t](#)
Define structure to keep the configuration for conversion command. [More...](#)
- struct [lpadc_conv_trigger_config_t](#)
Define structure to keep the configuration for conversion trigger. [More...](#)
- struct [lpadc_conv_result_t](#)
Define the structure to keep the conversion result. [More...](#)
- struct [_lpadc_calibration_value](#)
A structure of calibration value. [More...](#)

Macros

- #define [LPADC_GET_ACTIVE_COMMAND_STATUS](#)(statusVal) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)
Define the MACRO function to get command status from status value.
- #define [LPADC_GET_ACTIVE_TRIGGER_STATUE](#)(statusVal) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)
Define the MACRO function to get trigger status from status value.

Typedefs

- typedef enum
[_lpadc_sample_scale_mode](#) [lpadc_sample_scale_mode_t](#)
Define enumeration of sample scale mode.
- typedef enum
[_lpadc_sample_channel_mode](#) [lpadc_sample_channel_mode_t](#)
Define enumeration of channel sample mode.
- typedef enum
[_lpadc_hardware_average_mode](#) [lpadc_hardware_average_mode_t](#)
Define enumeration of hardware average selection.
- typedef enum
[_lpadc_sample_time_mode](#) [lpadc_sample_time_mode_t](#)
Define enumeration of sample time selection.
- typedef enum
[_lpadc_hardware_compare_mode](#) [lpadc_hardware_compare_mode_t](#)
Define enumeration of hardware compare mode.
- typedef enum
[_lpadc_conversion_resolution_mode](#) [lpadc_conversion_resolution_mode_t](#)
Define enumeration of conversion resolution mode.
- typedef enum
[_lpadc_conversion_average_mode](#) [lpadc_conversion_average_mode_t](#)
Define enumeration of conversion averages mode.
- typedef enum
[_lpadc_reference_voltage_mode](#) [lpadc_reference_voltage_source_t](#)
Define enumeration of reference voltage source.
- typedef enum
[_lpadc_power_level_mode](#) [lpadc_power_level_mode_t](#)
Define enumeration of power configuration.
- typedef enum
[_lpadc_trigger_priority_policy](#) [lpadc_trigger_priority_policy_t](#)
Define enumeration of trigger priority policy.
- typedef struct
[_lpadc_calibration_value](#) [lpadc_calibration_value_t](#)
A structure of calibration value.

Enumerations

- enum [_lpadc_status_flags](#) {
[kLPADC_ResultFIFO0OverflowFlag](#) = ADC_STAT_FOF0_MASK,
[kLPADC_ResultFIFO0ReadyFlag](#) = ADC_STAT_RDY0_MASK,
[kLPADC_ResultFIFO1OverflowFlag](#) = ADC_STAT_FOF1_MASK,
[kLPADC_ResultFIFO1ReadyFlag](#) = ADC_STAT_RDY1_MASK,
[kLPADC_TriggerExceptionFlag](#) = ADC_STAT_TEXC_INT_MASK,
[kLPADC_TriggerCompletionFlag](#) = ADC_STAT_TCOMP_INT_MASK,
[kLPADC_CalibrationReadyFlag](#) = ADC_STAT_CAL_RDY_MASK,
[kLPADC_ActiveFlag](#) = ADC_STAT_ADC_ACTIVE_MASK,
[kLPADC_ResultFIFOOverflowFlag](#) = [kLPADC_ResultFIFO0OverflowFlag](#),
[kLPADC_ResultFIFOReadyFlag](#) = [kLPADC_ResultFIFO0ReadyFlag](#) }

Define hardware flags of the module.

- enum `_lpadc_interrupt_enable` {
 - `kLPADC_ResultFIFO0OverflowInterruptEnable` = `ADC_IE_FOFIE0_MASK`,
 - `kLPADC_FIFO0WatermarkInterruptEnable` = `ADC_IE_FWMIE0_MASK`,
 - `kLPADC_ResultFIFO0OverflowInterruptEnable` = `kLPADC_ResultFIFO0OverflowInterruptEnable`,
 - `kLPADC_FIFOWatermarkInterruptEnable` = `kLPADC_FIFO0WatermarkInterruptEnable`,
 - `kLPADC_ResultFIFO1OverflowInterruptEnable` = `ADC_IE_FOFIE1_MASK`,
 - `kLPADC_FIFO1WatermarkInterruptEnable` = `ADC_IE_FWMIE1_MASK`,
 - `kLPADC_TriggerExceptionInterruptEnable` = `ADC_IE_TEXC_IE_MASK`,
 - `kLPADC_Trigger0CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 0UL)`,
 - `kLPADC_Trigger1CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 1UL)`,
 - `kLPADC_Trigger2CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 2UL)`,
 - `kLPADC_Trigger3CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 3UL)`,
 - `kLPADC_Trigger4CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 4UL)`,
 - `kLPADC_Trigger5CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 5UL)`,
 - `kLPADC_Trigger6CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 6UL)`,
 - `kLPADC_Trigger7CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 7UL)`,
 - `kLPADC_Trigger8CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 8UL)`,
 - `kLPADC_Trigger9CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 9UL)`,
 - `kLPADC_Trigger10CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 10UL)`,
 - `kLPADC_Trigger11CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 11UL)`,
 - `kLPADC_Trigger12CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 12UL)`,
 - `kLPADC_Trigger13CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 13UL)`,
 - `kLPADC_Trigger14CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 14UL)`,
 - `kLPADC_Trigger15CompletionInterruptEnable` = `ADC_IE_TCOMP_IE(1UL << 15UL)` }

Define interrupt switchers of the module.

- enum `_lpadc_trigger_status_flags` {

```

kLPADC_Trigger0InterruptedFlag = 1UL << 0UL,
kLPADC_Trigger1InterruptedFlag = 1UL << 1UL,
kLPADC_Trigger2InterruptedFlag = 1UL << 2UL,
kLPADC_Trigger3InterruptedFlag = 1UL << 3UL,
kLPADC_Trigger4InterruptedFlag = 1UL << 4UL,
kLPADC_Trigger5InterruptedFlag = 1UL << 5UL,
kLPADC_Trigger6InterruptedFlag = 1UL << 6UL,
kLPADC_Trigger7InterruptedFlag = 1UL << 7UL,
kLPADC_Trigger8InterruptedFlag = 1UL << 8UL,
kLPADC_Trigger9InterruptedFlag = 1UL << 9UL,
kLPADC_Trigger10InterruptedFlag = 1UL << 10UL,
kLPADC_Trigger11InterruptedFlag = 1UL << 11UL,
kLPADC_Trigger12InterruptedFlag = 1UL << 12UL,
kLPADC_Trigger13InterruptedFlag = 1UL << 13UL,
kLPADC_Trigger14InterruptedFlag = 1UL << 14UL,
kLPADC_Trigger15InterruptedFlag = 1UL << 15UL,
kLPADC_Trigger0CompletedFlag = 1UL << 16UL,
kLPADC_Trigger1CompletedFlag = 1UL << 17UL,
kLPADC_Trigger2CompletedFlag = 1UL << 18UL,
kLPADC_Trigger3CompletedFlag = 1UL << 19UL,
kLPADC_Trigger4CompletedFlag = 1UL << 20UL,
kLPADC_Trigger5CompletedFlag = 1UL << 21UL,
kLPADC_Trigger6CompletedFlag = 1UL << 22UL,
kLPADC_Trigger7CompletedFlag = 1UL << 23UL,
kLPADC_Trigger8CompletedFlag = 1UL << 24UL,
kLPADC_Trigger9CompletedFlag = 1UL << 25UL,
kLPADC_Trigger10CompletedFlag = 1UL << 26UL,
kLPADC_Trigger11CompletedFlag = 1UL << 27UL,
kLPADC_Trigger12CompletedFlag = 1UL << 28UL,
kLPADC_Trigger13CompletedFlag = 1UL << 29UL,
kLPADC_Trigger14CompletedFlag = 1UL << 30UL,
kLPADC_Trigger15CompletedFlag = 1UL << 31UL }

```

The enumerator of lpadc trigger status flags, including interrupted flags and completed flags.

- enum `_lpadc_sample_scale_mode` {
`kLPADC_SamplePartScale = 0U,`
`kLPADC_SampleFullScale = 1U` }
- Define enumeration of sample scale mode.*
- enum `_lpadc_sample_channel_mode` {
`kLPADC_SampleChannelSingleEndSideA = 0x0U,`
`kLPADC_SampleChannelSingleEndSideB = 0x1U,`
`kLPADC_SampleChannelDiffBothSide = 0x02U,`
`kLPADC_SampleChannelDualSingleEndBothSide = 0x03U` }
- Define enumeration of channel sample mode.*
- enum `_lpadc_hardware_average_mode` {

```

kLPADC_HardwareAverageCount1 = 0U,
kLPADC_HardwareAverageCount2 = 1U,
kLPADC_HardwareAverageCount4 = 2U,
kLPADC_HardwareAverageCount8 = 3U,
kLPADC_HardwareAverageCount16 = 4U,
kLPADC_HardwareAverageCount32 = 5U,
kLPADC_HardwareAverageCount64 = 6U,
kLPADC_HardwareAverageCount128 = 7U }

```

Define enumeration of hardware average selection.

- enum `_lpadc_sample_time_mode` {


```

kLPADC_SampleTimeADCK3 = 0U,
kLPADC_SampleTimeADCK5 = 1U,
kLPADC_SampleTimeADCK7 = 2U,
kLPADC_SampleTimeADCK11 = 3U,
kLPADC_SampleTimeADCK19 = 4U,
kLPADC_SampleTimeADCK35 = 5U,
kLPADC_SampleTimeADCK67 = 6U,
kLPADC_SampleTimeADCK131 = 7U }

```

Define enumeration of sample time selection.

- enum `_lpadc_hardware_compare_mode` {


```

kLPADC_HardwareCompareDisabled = 0U,
kLPADC_HardwareCompareStoreOnTrue = 2U,
kLPADC_HardwareCompareRepeatUntilTrue = 3U }

```

Define enumeration of hardware compare mode.

- enum `_lpadc_conversion_resolution_mode` {


```

kLPADC_ConversionResolutionStandard = 0U,
kLPADC_ConversionResolutionHigh = 1U }

```

Define enumeration of conversion resolution mode.

- enum `_lpadc_conversion_average_mode` {


```

kLPADC_ConversionAverage1 = 0U,
kLPADC_ConversionAverage2 = 1U,
kLPADC_ConversionAverage4 = 2U,
kLPADC_ConversionAverage8 = 3U,
kLPADC_ConversionAverage16 = 4U,
kLPADC_ConversionAverage32 = 5U,
kLPADC_ConversionAverage64 = 6U,
kLPADC_ConversionAverage128 = 7U }

```

Define enumeration of conversion averages mode.

- enum `_lpadc_reference_voltage_mode` {


```

kLPADC_ReferenceVoltageAlt1 = 0U,
kLPADC_ReferenceVoltageAlt2 = 1U,
kLPADC_ReferenceVoltageAlt3 = 2U }

```

Define enumeration of reference voltage source.

- enum `_lpadc_power_level_mode` {

```
kLPADC_PowerLevelAlt1 = 0U,
kLPADC_PowerLevelAlt2 = 1U,
kLPADC_PowerLevelAlt3 = 2U,
kLPADC_PowerLevelAlt4 = 3U }
```

Define enumeration of power configuration.

- enum `_lpadc_trigger_priority_policy` {


```
kLPADC_ConvPreemptImmediatelyNotAutoResumed = 0x0U,
kLPADC_ConvPreemptSoftlyNotAutoResumed = 0x1U,
kLPADC_ConvPreemptImmediatelyAutoRestarted = 0x4U,
kLPADC_ConvPreemptSoftlyAutoRestarted = 0x5U,
kLPADC_ConvPreemptImmediatelyAutoResumed = 0xCU,
kLPADC_ConvPreemptSoftlyAutoResumed = 0xDU,
kLPADC_TriggerPriorityPreemptImmediately,
kLPADC_TriggerPriorityPreemptSoftly,
kLPADC_ConvPreemptSubsequentlyNotAutoResumed = 0x2U,
kLPADC_ConvPreemptSubsequentlyAutoRestarted = 0x6U,
kLPADC_ConvPreemptSubsequentlyAutoResumed = 0xEU,
kLPADC_TriggerPriorityPreemptSubsequently,
kLPADC_TriggerPriorityExceptionDisabled = 0x10U }
```

Define enumeration of trigger priority policy.

Driver version

- #define `FSL_LPADC_DRIVER_VERSION` (`MAKE_VERSION(2, 8, 4)`)
LPADC driver version 2.8.4.

Initialization & de-initialization.

- void `LPADC_Init` (`ADC_Type *base`, const `lpadc_config_t *config`)
Initializes the LPADC module.
- void `LPADC_GetDefaultConfig` (`lpadc_config_t *config`)
Gets an available pre-defined settings for initial configuration.
- void `LPADC_Deinit` (`ADC_Type *base`)
De-initializes the LPADC module.
- static void `LPADC_Enable` (`ADC_Type *base`, bool enable)
Switch on/off the LPADC module.
- static void `LPADC_DoResetFIFO0` (`ADC_Type *base`)
Do reset the conversion FIFO0.
- static void `LPADC_DoResetFIFO1` (`ADC_Type *base`)
Do reset the conversion FIFO1.
- static void `LPADC_DoResetConfig` (`ADC_Type *base`)
Do reset the module's configuration.

Status

- static `uint32_t LPADC_GetStatusFlags` (`ADC_Type *base`)
Get status flags.
- static void `LPADC_ClearStatusFlags` (`ADC_Type *base`, `uint32_t mask`)

- *Clear status flags.*
- static uint32_t [LPADC_GetTriggerStatusFlags](#) (ADC_Type *base)
Get trigger status flags to indicate which trigger sequences have been completed or interrupted by a high priority trigger exception.
- static void [LPADC_ClearTriggerStatusFlags](#) (ADC_Type *base, uint32_t mask)
Clear trigger status flags.

Interrupts

- static void [LPADC_EnableInterrupts](#) (ADC_Type *base, uint32_t mask)
Enable interrupts.
- static void [LPADC_DisableInterrupts](#) (ADC_Type *base, uint32_t mask)
Disable interrupts.

DMA Control

- static void [LPADC_EnableFIFO0WatermarkDMA](#) (ADC_Type *base, bool enable)
Switch on/off the DMA trigger for FIFO0 watermark event.
- static void [LPADC_EnableFIFO1WatermarkDMA](#) (ADC_Type *base, bool enable)
Switch on/off the DMA trigger for FIFO1 watermark event.

Trigger and conversion with FIFO.

- static uint32_t [LPADC_GetConvResultCount](#) (ADC_Type *base, uint8_t index)
Get the count of result kept in conversion FIFO.
- bool [LPADC_GetConvResult](#) (ADC_Type *base, [lpadc_conv_result_t](#) *result, uint8_t index)
Get the result in conversion FIFO.
- void [LPADC_GetConvResultBlocking](#) (ADC_Type *base, [lpadc_conv_result_t](#) *result, uint8_t index)
Get the result in conversion FIFO using blocking method.
- void [LPADC_SetConvTriggerConfig](#) (ADC_Type *base, uint32_t triggerId, const [lpadc_conv_trigger_config_t](#) *config)
Configure the conversion trigger source.
- void [LPADC_GetDefaultConvTriggerConfig](#) ([lpadc_conv_trigger_config_t](#) *config)
Gets an available pre-defined settings for trigger's configuration.
- static void [LPADC_DoSoftwareTrigger](#) (ADC_Type *base, uint32_t triggerIdMask)
Do software trigger to conversion command.
- void [LPADC_SetConvCommandConfig](#) (ADC_Type *base, uint32_t commandId, const [lpadc_conv_command_config_t](#) *config)
Configure conversion command.
- void [LPADC_GetDefaultConvCommandConfig](#) ([lpadc_conv_command_config_t](#) *config)
Gets an available pre-defined settings for conversion command's configuration.
- static void [LPADC_SetOffsetValue](#) (ADC_Type *base, int32_t valueA, int32_t valueB)
Set proper offset value to trim ADC.
- static void [LPADC_GetOffsetValue](#) (ADC_Type *base, int32_t *pValueA, int32_t *pValueB)
Get trim value of offset.
- static void [LPADC_EnableOffsetCalibration](#) (ADC_Type *base, bool enable)
Enable the offset calibration function.
- void [LPADC_DoOffsetCalibration](#) (ADC_Type *base)
Do offset calibration.

- void [LPADC_DoAutoCalibration](#) (ADC_Type *base)
Do auto calibration.
- void [LPADC_PrepareAutoCalibration](#) (ADC_Type *base)
Prepare auto calibration, LPADC_FinishAutoCalibration has to be called before using the LPADC.
- void [LPADC_FinishAutoCalibration](#) (ADC_Type *base)
Finish auto calibration start with LPADC_PrepareAutoCalibration.
- void [LPADC_GetCalibrationValue](#) (ADC_Type *base, [lpadc_calibration_value_t](#) *ptrCalibrationValue)
Get calibration value into the memory which is defined by invoker.
- void [LPADC_SetCalibrationValue](#) (ADC_Type *base, const [lpadc_calibration_value_t](#) *ptrCalibrationValue)
Set calibration value into ADC calibration registers.

21.3 Data Structure Documentation

21.3.1 struct [lpadc_config_t](#)

This structure would used to keep the settings for initialization.

Data Fields

- bool [enableInDozeMode](#)
Control system transition to Stop and Wait power modes while ADC is converting.
- [lpadc_conversion_average_mode_t](#) [conversionAverageMode](#)
Auto-Calibration Averages.
- bool [enableAnalogPreliminary](#)
ADC analog circuits are pre-enabled and ready to execute conversions without startup delays(at the cost of higher DC current consumption).
- uint32_t [powerUpDelay](#)
When the analog circuits are not pre-enabled, the ADC analog circuits are only powered while the ADC is active and there is a counted delay defined by this field after an initial trigger transitions the ADC from its Idle state to allow time for the analog circuits to stabilize.
- [lpadc_reference_voltage_source_t](#) [referenceVoltageSource](#)
Selects the voltage reference high used for conversions.
- [lpadc_power_level_mode_t](#) [powerLevelMode](#)
Power Configuration Selection.
- [lpadc_trigger_priority_policy_t](#) [triggerPriorityPolicy](#)
Control how higher priority triggers are handled, see to [lpadc_trigger_priority_policy_t](#).
- bool [enableConvPause](#)
Enables the ADC pausing function.
- uint32_t [convPauseDelay](#)
Controls the duration of pausing during command execution sequencing.
- uint32_t [FIFO0Watermark](#)
FIFO0Watermark is a programmable threshold setting.
- uint32_t [FIFO1Watermark](#)
FIFO1Watermark is a programmable threshold setting.

Field Documentation

(1) bool lpadc_config_t::enableInDozeMode

When enabled in Doze mode, immediate entries to Wait or Stop are allowed. When disabled, the ADC will wait for the current averaging iteration/FIFO storage to complete before acknowledging stop or wait mode entry.

(2) lpadc_conversion_average_mode_t lpadc_config_t::conversionAverageMode**(3) bool lpadc_config_t::enableAnalogPreliminary****(4) uint32_t lpadc_config_t::powerUpDelay**

The startup delay count of $(\text{powerUpDelay} * 4)$ ADCK cycles must result in a longer delay than the analog startup time.

(5) lpadc_reference_voltage_source_t lpadc_config_t::referenceVoltageSource**(6) lpadc_power_level_mode_t lpadc_config_t::powerLevelMode****(7) lpadc_trigger_priority_policy_t lpadc_config_t::triggerPriorityPolicy****(8) bool lpadc_config_t::enableConvPause**

When enabled, a programmable delay is inserted during command execution sequencing between LOOP iterations, between commands in a sequence, and between conversions when command is executing in "Compare Until True" configuration.

(9) uint32_t lpadc_config_t::convPauseDelay

The pause delay is a count of $(\text{convPauseDelay} * 4)$ ADCK cycles. Only available when ADC pausing function is enabled. The available value range is in 9-bit.

(10) uint32_t lpadc_config_t::FIFO0Watermark

When the number of datawords stored in the ADC Result FIFO0 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

(11) uint32_t lpadc_config_t::FIFO1Watermark

When the number of datawords stored in the ADC Result FIFO1 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

21.3.2 struct `lpadc_conv_command_config_t`

Data Fields

- `lpadc_sample_channel_mode_t` `sampleChannelMode`
Channel sample mode.
- `uint32_t` `channelNumber`
Channel number, select the channel or channel pair.
- `uint32_t` `chainedNextCommandNumber`
Selects the next command to be executed after this command completes.
- `bool` `enableAutoChannelIncrement`
Loop with increment: when disabled, the "loopCount" field selects the number of times the selected channel is converted consecutively; when enabled, the "loopCount" field defines how many consecutive channels are converted as part of the command execution.
- `uint32_t` `loopCount`
Selects how many times this command executes before finish and transition to the next command or Idle state.
- `lpadc_hardware_average_mode_t` `hardwareAverageMode`
Hardware average selection.
- `lpadc_sample_time_mode_t` `sampleTimeMode`
Sample time selection.
- `lpadc_hardware_compare_mode_t` `hardwareCompareMode`
Hardware compare selection.
- `uint32_t` `hardwareCompareValueHigh`
Compare Value High.
- `uint32_t` `hardwareCompareValueLow`
Compare Value Low.
- `lpadc_conversion_resolution_mode_t` `conversionResolutionMode`
Conversion resolution mode.
- `bool` `enableWaitTrigger`
Wait for trigger assertion before execution: when disabled, this command will be automatically executed; when enabled, the active trigger must be asserted again before executing this command.

Field Documentation

(1) `lpadc_sample_channel_mode_t` `lpadc_conv_command_config_t::sampleChannelMode`

(2) `uint32_t` `lpadc_conv_command_config_t::channelNumber`

(3) `uint32_t` `lpadc_conv_command_config_t::chainedNextCommandNumber`

1-15 is available, 0 is to terminate the chain after this command.

(4) `bool` `lpadc_conv_command_config_t::enableAutoChannelIncrement`

(5) `uint32_t` `lpadc_conv_command_config_t::loopCount`

Command executes LOOP+1 times. 0-15 is available.

(6) `lpadc_hardware_average_mode_t lpadc_conv_command_config_t::hardwareAverageMode`

(7) `lpadc_sample_time_mode_t lpadc_conv_command_config_t::sampleTimeMode`

(8) `lpadc_hardware_compare_mode_t lpadc_conv_command_config_t::hardwareCompareMode`

(9) `uint32_t lpadc_conv_command_config_t::hardwareCompareValueHigh`

The available value range is in 16-bit.

(10) `uint32_t lpadc_conv_command_config_t::hardwareCompareValueLow`

The available value range is in 16-bit.

(11) `lpadc_conversion_resolution_mode_t lpadc_conv_command_config_t::conversion-ResolutionMode`

(12) `bool lpadc_conv_command_config_t::enableWaitTrigger`

21.3.3 struct `lpadc_conv_trigger_config_t`

Data Fields

- `uint32_t targetCommandId`
Select the command from command buffer to execute upon detect of the associated trigger event.
- `uint32_t delayPower`
Select the trigger delay duration to wait at the start of servicing a trigger event.
- `uint32_t priority`
Sets the priority of the associated trigger source.
- `bool enableHardwareTrigger`
Enable hardware trigger source to initiate conversion on the rising edge of the input trigger source or not.

Field Documentation

(1) `uint32_t lpadc_conv_trigger_config_t::targetCommandId`

(2) `uint32_t lpadc_conv_trigger_config_t::delayPower`

When this field is clear, then no delay is incurred. When this field is set to a non-zero value, the duration for the delay is $2^{\text{delayPower}}$ ADCK cycles. The available value range is 4-bit.

(3) `uint32_t lpadc_conv_trigger_config_t::priority`

If two or more triggers have the same priority level setting, the lower order trigger event has the higher priority. The lower value for this field is for the higher priority, the available value range is 1-bit.

(4) `bool lpadc_conv_trigger_config_t::enableHardwareTrigger`

The software trigger is always available.

21.3.4 struct lpadc_conv_result_t

Data Fields

- uint32_t [commandIdSource](#)
Indicate the command buffer being executed that generated this result.
- uint32_t [loopCountIndex](#)
Indicate the loop count value during command execution that generated this result.
- uint32_t [triggerIdSource](#)
Indicate the trigger source that initiated a conversion and generated this result.
- uint16_t [convValue](#)
Data result.

Field Documentation

- (1) uint32_t lpadc_conv_result_t::commandIdSource
- (2) uint32_t lpadc_conv_result_t::loopCountIndex
- (3) uint32_t lpadc_conv_result_t::triggerIdSource
- (4) uint16_t lpadc_conv_result_t::convValue

21.3.5 struct _lpadc_calibration_value

21.4 Macro Definition Documentation

21.4.1 **#define FSL_LPADC_DRIVER_VERSION (MAKE_VERSION(2, 8, 4))**

21.4.2 **#define LPADC_GET_ACTIVE_COMMAND_STATUS(statusVal) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)**

The statusVal is the return value from [LPADC_GetStatusFlags\(\)](#).

21.4.3 **#define LPADC_GET_ACTIVE_TRIGGER_STATUE(statusVal) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)**

The statusVal is the return value from [LPADC_GetStatusFlags\(\)](#).

21.5 Typedef Documentation

21.5.1 **typedef enum _lpadc_sample_scale_mode lpadc_sample_scale_mode_t**

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale

mode to ensure that the reducing factor always results voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

21.5.2 typedef enum `_lpadc_sample_channel_mode` `lpadc_sample_channel_mode_t`

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

21.5.3 typedef enum `_lpadc_hardware_average_mode` `lpadc_hardware_average_mode_t`

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

Note

Some enumerator values are not available on some devices, mainly depends on the size of AVGS field in CMDH register.

21.5.4 typedef enum `_lpadc_sample_time_mode` `lpadc_sample_time_mode_t`

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

21.5.5 typedef enum `_lpadc_hardware_compare_mode` `lpadc_hardware_compare_mode_t`

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

21.5.6 typedef enum `_lpadc_conversion_resolution_mode` `lpadc_conversion_resolution_mode_t`

Configure the resolution bit in specific conversion type. For detailed resolution accuracy, see to [lpadc_sample_channel_mode_t](#)

21.5.7 typedef enum `_lpadc_conversion_average_mode` `lpadc_conversion_average_mode_t`

Configure the conversion average number for auto-calibration.

Note

Some enumerator values are not available on some devices, mainly depends on the size of CAL_AVGS field in CTRL register.

21.5.8 typedef enum `_lpadc_reference_voltage_mode` `lpadc_reference_voltage_source_t`

For detail information, need to check the SoC's specification.

21.5.9 typedef enum `_lpadc_power_level_mode` `lpadc_power_level_mode_t`

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

21.5.10 typedef enum `_lpadc_trigger_priority_policy` `lpadc_trigger_priority_policy_t`

This selection controls how higher priority triggers are handled.

Note

`kLPADC_TriggerPriorityPreemptSubsequently` is not available on some devices, mainly depends on the size of TPRICTRL field in CFG register.

21.6 Enumeration Type Documentation

21.6.1 enum `_lpadc_status_flags`

Enumerator

kLPADC_ResultFIFO0OverflowFlag Indicates that more data has been written to the Result FIFO 0 than it can hold.

kLPADC_ResultFIFO0ReadyFlag Indicates when the number of valid datawords in the result FIFO 0 is greater than the setting watermark level.

kLPADC_ResultFIFO1OverflowFlag Indicates that more data has been written to the Result FIFO 1 than it can hold.

- kLPADC_ResultFIFO1ReadyFlag*** Indicates when the number of valid datawords in the result FIFO 1 is greater than the setting watermark level.
- kLPADC_TriggerExceptionFlag*** Indicates that a trigger exception event has occurred.
- kLPADC_TriggerCompletionFlag*** Indicates that a trigger completion event has occurred.
- kLPADC_CalibrationReadyFlag*** Indicates that the calibration process is done.
- kLPADC_ActiveFlag*** Indicates that the ADC is in active state.
- kLPADC_ResultFIFOOverflowFlag*** To compilitable with old version, do not recommend using this, please use [kLPADC_ResultFIFO0OverflowFlag](#) as instead.
- kLPADC_ResultFIFOReadyFlag*** To compilitable with old version, do not recommend using this, please use [kLPADC_ResultFIFO0ReadyFlag](#) as instead.

21.6.2 enum _lpadc_interrupt_enable

Note: LPADC of different chips supports different number of trigger sources, please check the Reference Manual for details.

Enumerator

- kLPADC_ResultFIFO0OverflowInterruptEnable*** Configures ADC to generate overflow interrupt requests when FOF0 flag is asserted.
- kLPADC_FIFO0WatermarkInterruptEnable*** Configures ADC to generate watermark interrupt requests when RDY0 flag is asserted.
- kLPADC_ResultFIFOOverflowInterruptEnable*** To compilitable with old version, do not recommend using this, please use [kLPADC_ResultFIFO0OverflowInterruptEnable](#) as instead.
- kLPADC_FIFOWatermarkInterruptEnable*** To compilitable with old version, do not recommend using this, please use [kLPADC_FIFO0WatermarkInterruptEnable](#) as instead.
- kLPADC_ResultFIFO1OverflowInterruptEnable*** Configures ADC to generate overflow interrupt requests when FOF1 flag is asserted.
- kLPADC_FIFO1WatermarkInterruptEnable*** Configures ADC to generate watermark interrupt requests when RDY1 flag is asserted.
- kLPADC_TriggerExceptionInterruptEnable*** Configures ADC to generate trigger exception interrupt.
- kLPADC_Trigger0CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 0 completion.
- kLPADC_Trigger1CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 1 completion.
- kLPADC_Trigger2CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 2 completion.
- kLPADC_Trigger3CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 3 completion.
- kLPADC_Trigger4CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 4 completion.
- kLPADC_Trigger5CompletionInterruptEnable*** Configures ADC to generate interrupt when trigger 5 completion.

<i>kLPADC_Trigger6CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 6 completion.
<i>kLPADC_Trigger7CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 7 completion.
<i>kLPADC_Trigger8CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 8 completion.
<i>kLPADC_Trigger9CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 9 completion.
<i>kLPADC_Trigger10CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 10 completion.
<i>kLPADC_Trigger11CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 11 completion.
<i>kLPADC_Trigger12CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 12 completion.
<i>kLPADC_Trigger13CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 13 completion.
<i>kLPADC_Trigger14CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 14 completion.
<i>kLPADC_Trigger15CompletionInterruptEnable</i>	Configures ADC to generate interrupt when trigger 15 completion.

21.6.3 enum_lpadc_trigger_status_flags

Note: LPADC of different chips supports different number of trigger sources, please check the Reference Manual for details.

Enumerator

<i>kLPADC_Trigger0InterruptedFlag</i>	Trigger 0 is interrupted by a high priority exception.
<i>kLPADC_Trigger1InterruptedFlag</i>	Trigger 1 is interrupted by a high priority exception.
<i>kLPADC_Trigger2InterruptedFlag</i>	Trigger 2 is interrupted by a high priority exception.
<i>kLPADC_Trigger3InterruptedFlag</i>	Trigger 3 is interrupted by a high priority exception.
<i>kLPADC_Trigger4InterruptedFlag</i>	Trigger 4 is interrupted by a high priority exception.
<i>kLPADC_Trigger5InterruptedFlag</i>	Trigger 5 is interrupted by a high priority exception.
<i>kLPADC_Trigger6InterruptedFlag</i>	Trigger 6 is interrupted by a high priority exception.
<i>kLPADC_Trigger7InterruptedFlag</i>	Trigger 7 is interrupted by a high priority exception.
<i>kLPADC_Trigger8InterruptedFlag</i>	Trigger 8 is interrupted by a high priority exception.
<i>kLPADC_Trigger9InterruptedFlag</i>	Trigger 9 is interrupted by a high priority exception.
<i>kLPADC_Trigger10InterruptedFlag</i>	Trigger 10 is interrupted by a high priority exception.
<i>kLPADC_Trigger11InterruptedFlag</i>	Trigger 11 is interrupted by a high priority exception.
<i>kLPADC_Trigger12InterruptedFlag</i>	Trigger 12 is interrupted by a high priority exception.
<i>kLPADC_Trigger13InterruptedFlag</i>	Trigger 13 is interrupted by a high priority exception.
<i>kLPADC_Trigger14InterruptedFlag</i>	Trigger 14 is interrupted by a high priority exception.
<i>kLPADC_Trigger15InterruptedFlag</i>	Trigger 15 is interrupted by a high priority exception.

<i>kLPADC_Trigger0CompletedFlag</i>	Trigger 0 is completed and trigger 0 has enabled completion interrupts.
<i>kLPADC_Trigger1CompletedFlag</i>	Trigger 1 is completed and trigger 1 has enabled completion interrupts.
<i>kLPADC_Trigger2CompletedFlag</i>	Trigger 2 is completed and trigger 2 has enabled completion interrupts.
<i>kLPADC_Trigger3CompletedFlag</i>	Trigger 3 is completed and trigger 3 has enabled completion interrupts.
<i>kLPADC_Trigger4CompletedFlag</i>	Trigger 4 is completed and trigger 4 has enabled completion interrupts.
<i>kLPADC_Trigger5CompletedFlag</i>	Trigger 5 is completed and trigger 5 has enabled completion interrupts.
<i>kLPADC_Trigger6CompletedFlag</i>	Trigger 6 is completed and trigger 6 has enabled completion interrupts.
<i>kLPADC_Trigger7CompletedFlag</i>	Trigger 7 is completed and trigger 7 has enabled completion interrupts.
<i>kLPADC_Trigger8CompletedFlag</i>	Trigger 8 is completed and trigger 8 has enabled completion interrupts.
<i>kLPADC_Trigger9CompletedFlag</i>	Trigger 9 is completed and trigger 9 has enabled completion interrupts.
<i>kLPADC_Trigger10CompletedFlag</i>	Trigger 10 is completed and trigger 10 has enabled completion interrupts.
<i>kLPADC_Trigger11CompletedFlag</i>	Trigger 11 is completed and trigger 11 has enabled completion interrupts.
<i>kLPADC_Trigger12CompletedFlag</i>	Trigger 12 is completed and trigger 12 has enabled completion interrupts.
<i>kLPADC_Trigger13CompletedFlag</i>	Trigger 13 is completed and trigger 13 has enabled completion interrupts.
<i>kLPADC_Trigger14CompletedFlag</i>	Trigger 14 is completed and trigger 14 has enabled completion interrupts.
<i>kLPADC_Trigger15CompletedFlag</i>	Trigger 15 is completed and trigger 15 has enabled completion interrupts.

21.6.4 enum _lpadc_sample_scale_mode

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale mode to ensure that the reducing factor always results voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

Enumerator

kLPADC_SamplePartScale Use divided input voltage signal. (For scale select, please refer to the

reference manual).

kLPADC_SampleFullScale Full scale (Factor of 1).

21.6.5 enum _lpadc_sample_channel_mode

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

Enumerator

kLPADC_SampleChannelSingleEndSideA Single-end mode, only A-side channel is converted.

kLPADC_SampleChannelSingleEndSideB Single-end mode, only B-side channel is converted.

kLPADC_SampleChannelDiffBothSide Differential mode, the ADC result is (CHnA-CHnB).

kLPADC_SampleChannelDualSingleEndBothSide Dual-Single-Ended Mode. Both A side and B side channels are converted independently.

21.6.6 enum _lpadc_hardware_average_mode

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

Note

Some enumerator values are not available on some devices, mainly depends on the size of AVGS field in CMDH register.

Enumerator

kLPADC_HardwareAverageCount1 Single conversion.

kLPADC_HardwareAverageCount2 2 conversions averaged.

kLPADC_HardwareAverageCount4 4 conversions averaged.

kLPADC_HardwareAverageCount8 8 conversions averaged.

kLPADC_HardwareAverageCount16 16 conversions averaged.

kLPADC_HardwareAverageCount32 32 conversions averaged.

kLPADC_HardwareAverageCount64 64 conversions averaged.

kLPADC_HardwareAverageCount128 128 conversions averaged.

21.6.7 enum _lpadc_sample_time_mode

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

Enumerator

kLPADC_SampleTimeADCK3 3 ADCK cycles total sample time.
kLPADC_SampleTimeADCK5 5 ADCK cycles total sample time.
kLPADC_SampleTimeADCK7 7 ADCK cycles total sample time.
kLPADC_SampleTimeADCK11 11 ADCK cycles total sample time.
kLPADC_SampleTimeADCK19 19 ADCK cycles total sample time.
kLPADC_SampleTimeADCK35 35 ADCK cycles total sample time.
kLPADC_SampleTimeADCK67 69 ADCK cycles total sample time.
kLPADC_SampleTimeADCK131 131 ADCK cycles total sample time.

21.6.8 enum_lpadc_hardware_compare_mode

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

Enumerator

kLPADC_HardwareCompareDisabled Compare disabled.
kLPADC_HardwareCompareStoreOnTrue Compare enabled. Store on true.
kLPADC_HardwareCompareRepeatUntilTrue Compare enabled. Repeat channel acquisition until true.

21.6.9 enum_lpadc_conversion_resolution_mode

Configure the resolution bit in specific conversion type. For detailed resolution accuracy, see to [lpadc_sample_channel_mode_t](#)

Enumerator

kLPADC_ConversionResolutionStandard Standard resolution. Single-ended 12-bit conversion, Differential 13-bit conversion with 2's complement output.
kLPADC_ConversionResolutionHigh High resolution. Single-ended 16-bit conversion; Differential 16-bit conversion with 2's complement output.

21.6.10 enum_lpadc_conversion_average_mode

Configure the conversion average number for auto-calibration.

Note

Some enumerator values are not available on some devices, mainly depends on the size of CAL_A-VGS field in CTRL register.

Enumerator

- kLPADC_ConversionAverage1* Single conversion.
- kLPADC_ConversionAverage2* 2 conversions averaged.
- kLPADC_ConversionAverage4* 4 conversions averaged.
- kLPADC_ConversionAverage8* 8 conversions averaged.
- kLPADC_ConversionAverage16* 16 conversions averaged.
- kLPADC_ConversionAverage32* 32 conversions averaged.
- kLPADC_ConversionAverage64* 64 conversions averaged.
- kLPADC_ConversionAverage128* 128 conversions averaged.

21.6.11 enum_lpadc_reference_voltage_mode

For detail information, need to check the SoC's specification.

Enumerator

- kLPADC_ReferenceVoltageAlt1* Option 1 setting.
- kLPADC_ReferenceVoltageAlt2* Option 2 setting.
- kLPADC_ReferenceVoltageAlt3* Option 3 setting.

21.6.12 enum_lpadc_power_level_mode

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

Enumerator

- kLPADC_PowerLevelAlt1* Lowest power setting.
- kLPADC_PowerLevelAlt2* Next lowest power setting.
- kLPADC_PowerLevelAlt3* ...
- kLPADC_PowerLevelAlt4* Highest power setting.

21.6.13 enum_lpadc_trigger_priority_policy

This selection controls how higher priority triggers are handled.

Note

kLPADC_TriggerPriorityPreemptSubsequently is not available on some devices, mainly depends on the size of TPRICTRL field in CFG register.

Enumerator

kLPADC_ConvPreemptImmediatelyNotAutoResumed If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion is not automatically resumed or restarted.

kLPADC_ConvPreemptSoftlyNotAutoResumed If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion is not resumed or restarted.

kLPADC_ConvPreemptImmediatelyAutoRestarted If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion will automatically be restarted.

kLPADC_ConvPreemptSoftlyAutoRestarted If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion will automatically be restarted.

kLPADC_ConvPreemptImmediatelyAutoResumed If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started, when higher priority conversion finishes, the preempted conversion will automatically be resumed.

kLPADC_ConvPreemptSoftlyAutoResumed If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated, when higher priority conversion finishes, the preempted conversion will be automatically be resumed.

kLPADC_TriggerPriorityPreemptImmediately Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_TriggerPriorityPreemptSoftly Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_ConvPreemptSubsequentlyNotAutoResumed If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will not automatically be restarted or resumed.

kLPADC_ConvPreemptSubsequentlyAutoRestarted If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will be automatically restarted.

kLPADC_ConvPreemptSubsequentlyAutoResumed If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger, when higher priority conversion finishes, the preempted conversion will be automatically resumed.

kLPADC_TriggerPriorityPreemptSubsequently Legacy support is not recommended as it only ensures compatibility with older versions.

kLPADC_TriggerPriorityExceptionDisabled High priority trigger exception disabled.

21.7 Function Documentation

21.7.1 void LPADC_Init (ADC_Type * *base*, const lpadc_config_t * *config*)

Parameters

<i>base</i>	LPADC peripheral base address.
<i>config</i>	Pointer to configuration structure. See "lpadc_config_t".

21.7.2 void LPADC_GetDefaultConfig (lpadc_config_t * *config*)

This function initializes the converter configuration structure with an available settings. The default values are:

```

* config->enableInDozeMode           = true;
* config->enableAnalogPreliminary    = false;
* config->powerUpDelay                = 0x80;
* config->referenceVoltageSource     = kLPADC_ReferenceVoltageAlt1;
* config->powerLevelMode             = kLPADC_PowerLevelAlt1;
* config->triggerPriorityPolicy       = kLPADC_TriggerPriorityPreemptImmediately
;
* config->enableConvPause            = false;
* config->convPauseDelay              = 0U;
* config->FIFOWatermark              = 0U;
*

```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

21.7.3 void LPADC_Deinit (ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**21.7.4 static void LPADC_Enable (ADC_Type * *base*, bool *enable*) [inline],
[static]**

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the module.

**21.7.5 static void LPADC_DoResetFIFO0 (ADC_Type * *base*) [inline],
[static]**

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**21.7.6 static void LPADC_DoResetFIFO1 (ADC_Type * *base*) [inline],
[static]**

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

**21.7.7 static void LPADC_DoResetConfig (ADC_Type * *base*) [inline],
[static]**

Reset all ADC internal logic and registers, except the Control Register (ADCx_CTRL).

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

21.7.8 static uint32_t LPADC_GetStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

status flags' mask. See to [_lpadc_status_flags](#).

21.7.9 static void LPADC_ClearStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Only the flags can be cleared by writing ADCx_STATUS register would be cleared by this API.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for flags to be cleared. See to _lpadc_status_flags .

21.7.10 static uint32_t LPADC_GetTriggerStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

The OR'ed value of [_lpadc_trigger_status_flags](#).

21.7.11 static void LPADC_ClearTriggerStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	The mask of trigger status flags to be cleared, should be the OR'ed value of _lpadc_trigger_status_flags .

21.7.12 `static void LPADC_EnableInterrupts (ADC_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to _lpadc_interrupt_enable .

21.7.13 `static void LPADC_DisableInterrupts (ADC_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to _lpadc_interrupt_enable .

21.7.14 `static void LPADC_EnableFIFO0WatermarkDMA (ADC_Type * base, bool enable)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

21.7.15 `static void LPADC_EnableFIFO1WatermarkDMA (ADC_Type * base, bool enable)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

21.7.16 `static uint32_t LPADC_GetConvResultCount (ADC_Type * base, uint8_t index) [inline], [static]`

Parameters

<i>base</i>	LPADC peripheral base address.
<i>index</i>	Result FIFO index.

Returns

The count of result kept in conversion FIFO.

21.7.17 `bool LPADC_GetConvResult (ADC_Type * base, lpadc_conv_result_t * result, uint8_t index)`

Parameters

<i>base</i>	LPADC peripheral base address.
<i>result</i>	Pointer to structure variable that keeps the conversion result in conversion FIFO.
<i>index</i>	Result FIFO index.

Returns

Status whether FIFO entry is valid.

21.7.18 `void LPADC_GetConvResultBlocking (ADC_Type * base, lpadc_conv_result_t * result, uint8_t index)`

Parameters

<i>base</i>	LPADC peripheral base address.
<i>result</i>	Pointer to structure variable that keeps the conversion result in conversion FIFO.
<i>index</i>	Result FIFO index.

21.7.19 void LPADC_SetConvTriggerConfig (ADC_Type * *base*, uint32_t *triggerId*, const lpadc_conv_trigger_config_t * *config*)

Each programmable trigger can launch the conversion command in command buffer.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerId</i>	ID for each trigger. Typically, the available value range is from 0.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_trigger_config_t .

21.7.20 void LPADC_GetDefaultConvTriggerConfig (lpadc_conv_trigger_config_t * *config*)

This function initializes the trigger's configuration structure with an available settings. The default values are:

```
* config->targetCommandId      = 0U;
* config->delayPower           = 0U;
* config->priority              = 0U;
* config->channelAFIFOSelect    = 0U;
* config->channelBFIFOSelect    = 0U;
* config->enableHardwareTrigger = false;
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

21.7.21 static void LPADC_DoSoftwareTrigger (ADC_Type * *base*, uint32_t *triggerIdMask*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerIdMask</i>	Mask value for software trigger indexes, which count from zero.

21.7.22 void LPADC_SetConvCommandConfig (ADC_Type * *base*, uint32_t *commandId*, const lpadc_conv_command_config_t * *config*)

Note

The number of compare value register on different chips is different, that is mean in some chips, some command buffers do not have the compare functionality.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>commandId</i>	ID for command in command buffer. Typically, the available value range is 1 - 15.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_command_config_t .

21.7.23 void LPADC_GetDefaultConvCommandConfig (lpadc_conv_command_config_t * *config*)

This function initializes the conversion command's configuration structure with an available settings. The default values are:

```

* config->sampleScaleMode           = kLPADC_SampleFullScale;
* config->channelBScaleMode         = kLPADC_SampleFullScale;
* config->sampleChannelMode         = kLPADC_SampleChannelSingleEndSideA
*
* config->channelNumber              = 0U;
* config->channelBNumber             = 0U;
* config->chainedNextCommandNumber  = 0U;
* config->enableAutoChannelIncrement = false;
* config->loopCount                  = 0U;
* config->hardwareAverageMode        = kLPADC_HardwareAverageCount1;
* config->sampleTimeMode             = kLPADC_SampleTimeADCK3;
* config->hardwareCompareMode        = kLPADC_HardwareCompareDisabled;
* config->hardwareCompareValueHigh   = 0U;
* config->hardwareCompareValueLow    = 0U;
* config->conversionResolutionMode   = kLPADC_ConversionResolutionStandard
*
* config->enableWaitTrigger          = false;
* config->enableChannelB             = false;
*

```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

21.7.24 static void LPADC_SetOffsetValue (ADC_Type * *base*, int32_t *valueA*, int32_t *valueB*) [inline], [static]

Set the offset trim value for offset calibration manually.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>valueA</i>	Setting offset value A.
<i>valueB</i>	Setting offset value B.

Note

In normal adc sequence, the values are automatically calculated by LPADC_EnableOffset-Calibration.

21.7.25 static void LPADC_GetOffsetValue (ADC_Type * *base*, int32_t * *pValueA*, int32_t * *pValueB*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>pValueA</i>	Pointer to the variable in type of int32_t to store offset A value.
<i>pValueB</i>	Pointer to the variable in type of int32_t to store offset B value.

21.7.26 static void LPADC_EnableOffsetCalibration (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the calibration function.

21.7.27 void LPADC_DoOffsetCalibration (ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

21.7.28 void LPADC_DoAutoCalibration (ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

21.7.29 void LPADC_PrepareAutoCalibration (ADC_Type * *base*)

LPADC_DoAutoCalibration has been split in two API to avoid to be stuck too long in the function.

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

21.7.30 void LPADC_FinishAutoCalibration (ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

21.7.31 void LPADC_GetCalibrationValue (ADC_Type * *base*, lpadc_calibration_value_t * *ptrCalibrationValue*)

Note

Please note the ADC will be disabled temporary.
This function should be used after finish calibration.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>ptrCalibration-Value</i>	Pointer to lpadc_calibration_value_t structure, this memory block should be always powered on even in low power modes.

21.7.32 void LPADC_SetCalibrationValue (ADC_Type * *base*, const [lpadc_calibration_value_t](#) * *ptrCalibrationValue*)

Note

Please note the ADC will be disabled temporary.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>ptrCalibration-Value</i>	Pointer to lpadc_calibration_value_t structure which contains ADC's calibration value.

Chapter 22

CRC: Cyclic Redundancy Check Driver

22.1 Overview

MCUXpresso SDK provides a peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module provides three variants of polynomials, a programmable seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

22.2 CRC Driver Initialization and Configuration

[CRC_Init\(\)](#) function enables the clock for the CRC module in the LPC SYSCON block and fully (re-)configures the CRC module according to configuration structure. It also starts checksum computation by writing the seed.

The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting new checksum computation, the seed should be set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed should be set to the intermediate checksum value as obtained from previous calls to [CRC_GetConfig\(\)](#) function. After [CRC_Init\(\)](#), one or multiple [CRC_WriteData\(\)](#) calls follow to update checksum with data, then [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) follows to read the result. [CRC_Init\(\)](#) can be called as many times as required, which allows for runtime changes of the CRC protocol.

[CRC_GetDefaultConfig\(\)](#) function can be used to set the module configuration structure with parameters for CRC-16/CCITT-FALSE protocol.

[CRC_Deinit\(\)](#) function disables clock to the CRC module.

[CRC_Reset\(\)](#) performs hardware reset of the CRC module.

22.3 CRC Write Data

The [CRC_WriteData\(\)](#) function is used to add data to actual CRC. Internally it tries to use 32-bit reads and writes for all aligned data in the user buffer and it uses 8-bit reads and writes for all unaligned data in the user buffer. This function can update CRC with user supplied data chunks of arbitrary size, so one can update CRC byte by byte or with all bytes at once. Prior call of CRC configuration function [CRC_Init\(\)](#) fully specifies the CRC module configuration for [CRC_WriteData\(\)](#) call.

[CRC_WriteSeed\(\)](#) Write seed (initial checksum) to CRC module.

22.4 CRC Get Checksum

The [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) function is used to read the CRC module checksum register. The bit reverse and 1's complement operations are already applied to the result if previously

configured. Use [CRC_GetConfig\(\)](#) function to get the actual checksum without bit reverse and 1's complement applied so it can be used as seed when resuming calculation later.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum to be used as seed value in future.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum.

22.5 Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user:

The triplets

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) or [CRC_GetConfig\(\)](#)

Should be protected by RTOS mutex to protect CRC module against concurrent accesses from different tasks. For example: Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc` Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/crc`

Files

- file [fsl_crc.h](#)

Data Structures

- struct [_crc_config](#)
CRC protocol configuration. [More...](#)

Macros

- #define [CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT](#) 1
Default configuration structure filled by [CRC_GetDefaultConfig\(\)](#).

Typedefs

- typedef enum [_crc_polynomial](#) [crc_polynomial_t](#)
CRC polynomials to use.
- typedef struct [_crc_config](#) [crc_config_t](#)
CRC protocol configuration.

Enumerations

- enum `_crc_polynomial` {
`kCRC_Polynomial_CRC_CCITT` = 0U,
`kCRC_Polynomial_CRC_16` = 1U,
`kCRC_Polynomial_CRC_32` = 2U }
CRC polynomials to use.

Functions

- void `CRC_Init` (`CRC_Type *base`, const `crc_config_t *config`)
Enables and configures the CRC peripheral module.
- static void `CRC_Deinit` (`CRC_Type *base`)
Disables the CRC peripheral module.
- void `CRC_Reset` (`CRC_Type *base`)
resets CRC peripheral module.
- void `CRC_WriteSeed` (`CRC_Type *base`, `uint32_t seed`)
Write seed to CRC peripheral module.
- void `CRC_GetDefaultConfig` (`crc_config_t *config`)
Loads default values to CRC protocol configuration structure.
- void `CRC_GetConfig` (`CRC_Type *base`, `crc_config_t *config`)
Loads actual values configured in CRC peripheral to CRC protocol configuration structure.
- void `CRC_WriteData` (`CRC_Type *base`, const `uint8_t *data`, `size_t dataSize`)
Writes data to the CRC module.
- static `uint32_t CRC_Get32bitResult` (`CRC_Type *base`)
Reads 32-bit checksum from the CRC module.
- static `uint16_t CRC_Get16bitResult` (`CRC_Type *base`)
Reads 16-bit checksum from the CRC module.

Driver version

- `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`
CRC driver version.

22.6 Data Structure Documentation

22.6.1 struct `_crc_config`

This structure holds the configuration for the CRC protocol.

Data Fields

- `crc_polynomial_t polynomial`
CRC polynomial.
- bool `reverseIn`
Reverse bits on input.
- bool `complementIn`
Perform 1's complement on input.
- bool `reverseOut`

- *Reverse bits on output.*
- bool `complementOut`
Perform 1's complement on output.
- uint32_t `seed`
Starting checksum value.

Field Documentation

- (1) `crc_polynomial_t _crc_config::polynomial`
- (2) `bool _crc_config::reverseIn`
- (3) `bool _crc_config::complementIn`
- (4) `bool _crc_config::reverseOut`
- (5) `bool _crc_config::complementOut`
- (6) `uint32_t _crc_config::seed`

22.7 Macro Definition Documentation

22.7.1 `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

Version 2.1.1.

Current version: 2.1.1

Change log:

- Version 2.0.0
 - initial version
- Version 2.0.1
 - add explicit type cast when writing to WR_DATA
- Version 2.0.2
 - Fix MISRA issue
- Version 2.1.0
 - Add CRC_WriteSeed function
- Version 2.1.1
 - Fix MISRA issue

22.7.2 `#define CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT 1`

Uses CRC-16/CCITT-FALSE as default.

22.8 Typedef Documentation

22.8.1 typedef enum _crc_polynomial crc_polynomial_t

22.8.2 typedef struct _crc_config crc_config_t

This structure holds the configuration for the CRC protocol.

22.9 Enumeration Type Documentation

22.9.1 enum _crc_polynomial

Enumerator

kCRC_Polynomial_CRC_CCITT $x^{16}+x^{12}+x^5+1$

kCRC_Polynomial_CRC_16 $x^{16}+x^{15}+x^2+1$

kCRC_Polynomial_CRC_32 $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

22.10 Function Documentation

22.10.1 void CRC_Init (CRC_Type * *base*, const crc_config_t * *config*)

This function enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC module configuration structure.

22.10.2 static void CRC_Deinit (CRC_Type * *base*) [inline], [static]

This function disables the CRC peripheral clock in the LPC SYSCON block.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

22.10.3 void CRC_Reset (CRC_Type * *base*)

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

22.10.4 void CRC_WriteSeed (CRC_Type * *base*, uint32_t *seed*)

Parameters

<i>base</i>	CRC peripheral address.
<i>seed</i>	CRC Seed value.

22.10.5 void CRC_GetDefaultConfig (crc_config_t * *config*)

Loads default values to CRC protocol configuration structure. The default values are:

```
* config->polynomial = kCRC_Polynomial_CRC_CCITT;
* config->reverseIn = false;
* config->complementIn = false;
* config->reverseOut = false;
* config->complementOut = false;
* config->seed = 0xFFFFU;
*
```

Parameters

<i>config</i>	CRC protocol configuration structure
---------------	--------------------------------------

22.10.6 void CRC_GetConfig (CRC_Type * *base*, crc_config_t * *config*)

The values, including seed, can be used to resume CRC calculation later.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC protocol configuration structure

22.10.7 void CRC_WriteData (CRC_Type * *base*, const uint8_t * *data*, size_t *dataSize*)

Writes input data buffer bytes to CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
<i>data</i>	Input data stream, MSByte in data[0].
<i>dataSize</i>	Size of the input data buffer in bytes.

22.10.8 `static uint32_t CRC_Get32bitResult (CRC_Type * base) [inline], [static]`

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 32-bit checksum, after configured bit reverse and complement operations.

22.10.9 `static uint16_t CRC_Get16bitResult (CRC_Type * base) [inline], [static]`

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 16-bit checksum, after configured bit reverse and complement operations.

Chapter 23

DMA: Direct Memory Access Controller Driver

23.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access (DMA) of MCU-Xpresso SDK devices.

23.2 Typical use case

23.2.1 DMA Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/dma`

Files

- file [fsl_dma.h](#)

Data Structures

- struct [_dma_descriptor](#)
DMA descriptor structure. [More...](#)
- struct [_dma_xfercfg](#)
DMA transfer configuration. [More...](#)
- struct [_dma_channel_trigger](#)
DMA channel trigger. [More...](#)
- struct [_dma_channel_config](#)
DMA channel trigger. [More...](#)
- struct [_dma_transfer_config](#)
DMA transfer configuration. [More...](#)
- struct [_dma_handle](#)
DMA transfer handle structure. [More...](#)

Macros

- #define [DMA_MAX_TRANSFER_COUNT](#) 0x400U
DMA max transfer size.
- #define [FSL_FEATURE_DMA_NUMBER_OF_CHANNELS](#) $n(x)$ FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
DMA channel numbers.
- #define [FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE](#) (16U)
DMA head link descriptor table align size.
- #define [DMA_ALLOCATE_HEAD_DESCRIPTOR](#)(name, number) SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
DMA head descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

- #define `DMA_ALLOCATE_HEAD_DESCRIPTOR_AT_NONCACHEABLE`(name, number) `AT_NONCACHEABLE_SECTION_ALIGN`(dma_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
DMA head descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.
- #define `DMA_ALLOCATE_LINK_DESCRIPTOR`(name, number) `SDK_ALIGN`(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
DMA link descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.
- #define `DMA_ALLOCATE_LINK_DESCRIPTOR_AT_NONCACHEABLE`(name, number) `AT_NONCACHEABLE_SECTION_ALIGN`(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
DMA link descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.
- #define `DMA_ALLOCATE_DATA_TRANSFER_BUFFER`(name, width) `SDK_ALIGN`(name, width)
DMA transfer buffer address need to align with the transfer width.
- #define `DMA_COMMON_REG_GET`(base, channel, reg) (((volatile uint32_t *)&((base)->COMMON[0].reg)))[DMA_CHANNEL_GROUP(channel)]
DMA linked descriptor address algin size.
- #define `DMA_DESCRIPTOR_END_ADDRESS`(start, inc, bytes, width) ((uint32_t *)((uint32_t)(start) + (inc) * (bytes) - (inc) * (width)))
DMA descriptor end address calculate.

Typedefs

- typedef struct `_dma_descriptor` dma_descriptor_t
DMA descriptor structure.
- typedef struct `_dma_xfercfg` dma_xfercfg_t
DMA transfer configuration.
- typedef enum `_dma_priority` dma_priority_t
DMA channel priority.
- typedef enum `_dma_int` dma_irq_t
DMA interrupt flags.
- typedef enum `_dma_trigger_type` dma_trigger_type_t
DMA trigger type.
- typedef enum `_dma_trigger_burst` dma_trigger_burst_t
DMA trigger burst.
- typedef enum `_dma_burst_wrap` dma_burst_wrap_t
DMA burst wrapping.
- typedef enum `_dma_transfer_type` dma_transfer_type_t
DMA transfer type.
- typedef struct `_dma_channel_trigger` dma_channel_trigger_t
DMA channel trigger.
- typedef struct `_dma_channel_config` dma_channel_config_t
DMA channel trigger.
- typedef struct `_dma_transfer_config` dma_transfer_config_t
DMA transfer configuration.

- typedef void(* [dma_callback](#))(struct [_dma_handle](#) *handle, void *userData, bool transferDone, uint32_t intmode)
Define Callback function for DMA.
- typedef struct [_dma_handle](#) [dma_handle_t](#)
DMA transfer handle structure.

Enumerations

- enum { [kStatus_DMA_Busy](#) = MAKE_STATUS(kStatusGroup_DMA, 0) }
_dma_transfer_status DMA transfer status
- enum {
[kDMA_AddressInterleave0xWidth](#) = 0U,
[kDMA_AddressInterleave1xWidth](#) = 1U,
[kDMA_AddressInterleave2xWidth](#) = 2U,
[kDMA_AddressInterleave4xWidth](#) = 4U }
_dma_addr_interleave_size dma address interleave size
- enum {
[kDMA_Transfer8BitWidth](#) = 1U,
[kDMA_Transfer16BitWidth](#) = 2U,
[kDMA_Transfer32BitWidth](#) = 4U }
_dma_transfer_width dma transfer width
- enum [_dma_priority](#) {
[kDMA_ChannelPriority0](#) = 0,
[kDMA_ChannelPriority1](#),
[kDMA_ChannelPriority2](#),
[kDMA_ChannelPriority3](#),
[kDMA_ChannelPriority4](#),
[kDMA_ChannelPriority5](#),
[kDMA_ChannelPriority6](#),
[kDMA_ChannelPriority7](#) }
DMA channel priority.
- enum [_dma_int](#) {
[kDMA_IntA](#),
[kDMA_IntB](#),
[kDMA_IntError](#) }
DMA interrupt flags.
- enum [_dma_trigger_type](#) {
[kDMA_NoTrigger](#) = 0,
[kDMA_LowLevelTrigger](#) = DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-_TRIGTYPE(1),
[kDMA_HighLevelTrigger](#),
[kDMA_FallingEdgeTrigger](#) = DMA_CHANNEL_CFG_HWTRIGEN(1),
[kDMA_RisingEdgeTrigger](#) }
DMA trigger type.
- enum {

- ```

kDMA_BurstSize1 = 0U,
kDMA_BurstSize2 = 1U,
kDMA_BurstSize4 = 2U,
kDMA_BurstSize8 = 3U,
kDMA_BurstSize16 = 4U,
kDMA_BurstSize32 = 5U,
kDMA_BurstSize64 = 6U,
kDMA_BurstSize128 = 7U,
kDMA_BurstSize256 = 8U,
kDMA_BurstSize512 = 9U,
kDMA_BurstSize1024 = 10U }
 _dma_burst_size DMA burst size

```
- enum `_dma_trigger_burst` {

```

kDMA_SingleTransfer = 0,
kDMA_LevelBurstTransfer = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer1 = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer2,
kDMA_EdgeBurstTransfer4,
kDMA_EdgeBurstTransfer8,
kDMA_EdgeBurstTransfer16,
kDMA_EdgeBurstTransfer32,
kDMA_EdgeBurstTransfer64,
kDMA_EdgeBurstTransfer128,
kDMA_EdgeBurstTransfer256,
kDMA_EdgeBurstTransfer512,
kDMA_EdgeBurstTransfer1024 }
 DMA trigger burst.

```
  - enum `_dma_burst_wrap` {

```

kDMA_NoWrap = 0,
kDMA_SrcWrap = DMA_CHANNEL_CFG_SRCBURSTWRAP(1),
kDMA_DstWrap = DMA_CHANNEL_CFG_DSTBURSTWRAP(1),
kDMA_SrcAndDstWrap }
 DMA burst wrapping.

```
  - enum `_dma_transfer_type` {

```

kDMA_MemoryToMemory = 0x0U,
kDMA_PeripheralToMemory,
kDMA_MemoryToPeripheral,
kDMA_StaticToStatic }
 DMA transfer type.

```

## Driver version

- #define `FSL_DMA_DRIVER_VERSION` (`MAKE_VERSION(2, 5, 1)`)  
*DMA driver version.*

## DMA initialization and De-initialization

- void [DMA\\_Init](#) (DMA\_Type \*base)  
*Initializes DMA peripheral.*
- void [DMA\\_Deinit](#) (DMA\_Type \*base)  
*Deinitializes DMA peripheral.*
- void [DMA\\_InstallDescriptorMemory](#) (DMA\_Type \*base, void \*addr)  
*Install DMA descriptor memory.*

## DMA Channel Operation

- static bool [DMA\\_ChannelIsActive](#) (DMA\_Type \*base, uint32\_t channel)  
*Return whether DMA channel is processing transfer.*
- static bool [DMA\\_ChannelIsBusy](#) (DMA\_Type \*base, uint32\_t channel)  
*Return whether DMA channel is busy.*
- static void [DMA\\_EnableChannelInterrupts](#) (DMA\_Type \*base, uint32\_t channel)  
*Enables the interrupt source for the DMA transfer.*
- static void [DMA\\_DisableChannelInterrupts](#) (DMA\_Type \*base, uint32\_t channel)  
*Disables the interrupt source for the DMA transfer.*
- static void [DMA\\_EnableChannel](#) (DMA\_Type \*base, uint32\_t channel)  
*Enable DMA channel.*
- static void [DMA\\_DisableChannel](#) (DMA\_Type \*base, uint32\_t channel)  
*Disable DMA channel.*
- static void [DMA\\_EnableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)  
*Set PERIPHREQEN of channel configuration register.*
- static void [DMA\\_DisableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)  
*Get PERIPHREQEN value of channel configuration register.*
- void [DMA\\_ConfigureChannelTrigger](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger)  
*Set trigger settings of DMA channel.*
- void [DMA\\_SetChannelConfig](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger, bool isPeriph)  
*set channel config.*
- static uint32\_t [DMA\\_SetChannelXferConfig](#) (bool reload, bool clrTrig, bool intA, bool intB, uint8\_t width, uint8\_t srcInc, uint8\_t dstInc, uint32\_t bytes)  
*DMA channel xfer transfer configurations.*
- uint32\_t [DMA\\_GetRemainingBytes](#) (DMA\_Type \*base, uint32\_t channel)  
*Gets the remaining bytes of the current DMA descriptor transfer.*
- static void [DMA\\_SetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_priority\\_t](#) priority)  
*Set priority of channel configuration register.*
- static [dma\\_priority\\_t](#) [DMA\\_GetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel)  
*Get priority of channel configuration register.*
- static void [DMA\\_SetChannelConfigValid](#) (DMA\_Type \*base, uint32\_t channel)  
*Set channel configuration valid.*
- static void [DMA\\_DoChannelSoftwareTrigger](#) (DMA\_Type \*base, uint32\_t channel)  
*Do software trigger for the channel.*
- static void [DMA\\_LoadChannelTransferConfig](#) (DMA\_Type \*base, uint32\_t channel, uint32\_t xfer)  
*Load channel transfer configurations.*
- void [DMA\\_CreateDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, [dma\\_xfercfg\\_t](#) \*xfercfg, void \*srcAddr, void \*dstAddr, void \*nextDesc)  
*Create application specific DMA descriptor to be used in a chain in transfer.*

- void [DMA\\_SetupDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)  
*setup dma descriptor*
- void [DMA\\_SetupChannelDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc, [dma\\_burst\\_wrap\\_t](#) wrapType, uint32\_t burstSize)  
*setup dma channel descriptor*
- void [DMA\\_LoadChannelDescriptor](#) ([DMA\\_Type](#) \*base, uint32\_t channel, [dma\\_descriptor\\_t](#) \*descriptor)  
*load channel transfer decriptor.*

## DMA Transactional Operation

- void [DMA\\_AbortTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*Abort running transfer by handle.*
- void [DMA\\_CreateHandle](#) ([dma\\_handle\\_t](#) \*handle, [DMA\\_Type](#) \*base, uint32\_t channel)  
*Creates the DMA handle.*
- void [DMA\\_SetCallback](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_callback](#) callback, void \*userData)  
*Installs a callback function for the DMA transfer.*
- void [DMA\\_PrepareTransfer](#) ([dma\\_transfer\\_config\\_t](#) \*config, void \*srcAddr, void \*dstAddr, uint32\_t byteWidth, uint32\_t transferBytes, [dma\\_transfer\\_type\\_t](#) type, void \*nextDesc)  
*Prepares the DMA transfer structure.*
- void [DMA\\_PrepareChannelTransfer](#) ([dma\\_channel\\_config\\_t](#) \*config, void \*srcStartAddr, void \*dstStartAddr, uint32\_t xferCfg, [dma\\_transfer\\_type\\_t](#) type, [dma\\_channel\\_trigger\\_t](#) \*trigger, void \*nextDesc)  
*Prepare channel transfer configurations.*
- [status\\_t](#) [DMA\\_SubmitTransfer](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_transfer\\_config\\_t](#) \*config)  
*Submits the DMA transfer request.*
- void [DMA\\_SubmitChannelTransferParameter](#) ([dma\\_handle\\_t](#) \*handle, uint32\_t xferCfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)  
*Submit channel transfer paramter directly.*
- void [DMA\\_SubmitChannelDescriptor](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_descriptor\\_t](#) \*descriptor)  
*Submit channel descriptor.*
- [status\\_t](#) [DMA\\_SubmitChannelTransfer](#) ([dma\\_handle\\_t](#) \*handle, [dma\\_channel\\_config\\_t](#) \*config)  
*Submits the DMA channel transfer request.*
- void [DMA\\_StartTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*DMA start transfer.*
- void [DMA\\_IRQHandle](#) ([DMA\\_Type](#) \*base)  
*DMA IRQ handler for descriptor transfer complete.*

## 23.3 Data Structure Documentation

### 23.3.1 struct\_dma\_descriptor

#### Data Fields

- volatile uint32\_t [xfercfg](#)  
*Transfer configuration.*
- void \* [srcEndAddr](#)  
*Last source address of DMA transfer.*

- void \* `dstEndAddr`  
*Last destination address of DMA transfer.*
- void \* `linkToNextDesc`  
*Address of next DMA descriptor in chain.*

### 23.3.2 struct `_dma_xfercfg`

#### Data Fields

- bool `valid`  
*Descriptor is ready to transfer.*
- bool `reload`  
*Reload channel configuration register after current descriptor is exhausted.*
- bool `swtrig`  
*Perform software trigger.*
- bool `clrtrig`  
*Clear trigger.*
- bool `intA`  
*Raises IRQ when transfer is done and set IRQA status register flag.*
- bool `intB`  
*Raises IRQ when transfer is done and set IRQB status register flag.*
- uint8\_t `byteWidth`  
*Byte width of data to transfer.*
- uint8\_t `srcInc`  
*Increment source address by 'srcInc' x 'byteWidth'.*
- uint8\_t `dstInc`  
*Increment destination address by 'dstInc' x 'byteWidth'.*
- uint16\_t `transferCount`  
*Number of transfers.*

#### Field Documentation

##### (1) bool `_dma_xfercfg::swtrig`

Transfer if fired when 'valid' is set

### 23.3.3 struct `_dma_channel_trigger`

#### Data Fields

- `dma_trigger_type_t` type  
*Select hardware trigger as edge triggered or level triggered.*
- `dma_trigger_burst_t` burst  
*Select whether hardware triggers cause a single or burst transfer.*
- `dma_burst_wrap_t` wrap  
*Select wrap type, source wrap or dest wrap, or both.*

## Field Documentation

- (1) `dma_trigger_type_t_dma_channel_trigger::type`
- (2) `dma_trigger_burst_t_dma_channel_trigger::burst`
- (3) `dma_burst_wrap_t_dma_channel_trigger::wrap`

### 23.3.4 struct `_dma_channel_config`

#### Data Fields

- void \* `srcStartAddr`  
*Source data address.*
- void \* `dstStartAddr`  
*Destination data address.*
- void \* `nextDesc`  
*Chain custom descriptor.*
- uint32\_t `xferCfg`  
*channel transfer configurations*
- `dma_channel_trigger_t` \* `trigger`  
*DMA trigger type.*
- bool `isPeriph`  
*select the request type*

### 23.3.5 struct `_dma_transfer_config`

#### Data Fields

- uint8\_t \* `srcAddr`  
*Source data address.*
- uint8\_t \* `dstAddr`  
*Destination data address.*
- uint8\_t \* `nextDesc`  
*Chain custom descriptor.*
- `dma_xfercfg_t` `xfercfg`  
*Transfer options.*
- bool `isPeriph`  
*DMA transfer is driven by peripheral.*

### 23.3.6 struct `_dma_handle`

#### Data Fields

- `dma_callback` `callback`  
*Callback function.*

- void \* `userData`  
*Callback function parameter.*
- DMA\_Type \* `base`  
*DMA peripheral base address.*
- uint8\_t `channel`  
*DMA channel number.*

**Field Documentation**

**(1) dma\_callback\_dma\_handle::callback**

Invoked when transfer of descriptor with interrupt flag finishes

**23.4 Macro Definition Documentation**

**23.4.1 #define FSL\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 5, 1))**

Version 2.5.1.

**23.4.2 #define DMA\_ALLOCATE\_HEAD\_DESCRIPTOR( name, number ) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)**

Parameters

|               |                                       |
|---------------|---------------------------------------|
| <i>name</i>   | Allocate descriptor name.             |
| <i>number</i> | Number of descriptor to be allocated. |

**23.4.3 #define DMA\_ALLOCATE\_HEAD\_DESCRIPTOR\_AT\_NONCACHEABLE( name, number ) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)**

Parameters

|             |                           |
|-------------|---------------------------|
| <i>name</i> | Allocate descriptor name. |
|-------------|---------------------------|



|               |                                       |
|---------------|---------------------------------------|
| <i>number</i> | Number of descriptor to be allocated. |
|---------------|---------------------------------------|

**23.4.4 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR( *name, number* ) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)**

Parameters

|               |                                       |
|---------------|---------------------------------------|
| <i>name</i>   | Allocate decriptor name.              |
| <i>number</i> | Number of descriptor to be allocated. |

**23.4.5 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR\_AT\_NONCACHEABLE( *name, number* ) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)**

Parameters

|               |                                       |
|---------------|---------------------------------------|
| <i>name</i>   | Allocate decriptor name.              |
| <i>number</i> | Number of descriptor to be allocated. |

**23.4.6 #define DMA\_DESCRIPTOR\_END\_ADDRESS( *start, inc, bytes, width* ) ((uint32\_t\*)((uint32\_t)(start) + (inc) \* (bytes) - (inc) \* (width)))**

Parameters

|              |                         |
|--------------|-------------------------|
| <i>start</i> | start address           |
| <i>inc</i>   | address interleave size |
| <i>bytes</i> | transfer bytes          |
| <i>width</i> | transfer width          |

## 23.5 Typedef Documentation

**23.5.1 typedef void(\* dma\_callback)(struct \_dma\_handle \*handle, void \*userData, bool transferDone, uint32\_t intmode)**

## 23.6 Enumeration Type Documentation

### 23.6.1 anonymous enum

Enumerator

*kStatus\_DMA\_Busy* Channel is busy and can't handle the transfer request.

### 23.6.2 anonymous enum

Enumerator

*kDMA\_AddressInterleave0xWidth* dma source/destination address no interleave  
*kDMA\_AddressInterleave1xWidth* dma source/destination address interleave 1xwidth  
*kDMA\_AddressInterleave2xWidth* dma source/destination address interleave 2xwidth  
*kDMA\_AddressInterleave4xWidth* dma source/destination address interleave 3xwidth

### 23.6.3 anonymous enum

Enumerator

*kDMA\_Transfer8BitWidth* dma channel transfer bit width is 8 bit  
*kDMA\_Transfer16BitWidth* dma channel transfer bit width is 16 bit  
*kDMA\_Transfer32BitWidth* dma channel transfer bit width is 32 bit

### 23.6.4 enum\_dma\_priority

Enumerator

*kDMA\_ChannelPriority0* Highest channel priority - priority 0.  
*kDMA\_ChannelPriority1* Channel priority 1.  
*kDMA\_ChannelPriority2* Channel priority 2.  
*kDMA\_ChannelPriority3* Channel priority 3.  
*kDMA\_ChannelPriority4* Channel priority 4.  
*kDMA\_ChannelPriority5* Channel priority 5.  
*kDMA\_ChannelPriority6* Channel priority 6.  
*kDMA\_ChannelPriority7* Lowest channel priority - priority 7.

### 23.6.5 enum\_dma\_int

Enumerator

*kDMA\_IntA* DMA interrupt flag A.

*kDMA\_IntB* DMA interrupt flag B.  
*kDMA\_IntError* DMA interrupt flag error.

### 23.6.6 enum\_dma\_trigger\_type

Enumerator

*kDMA\_NoTrigger* Trigger is disabled.  
*kDMA\_LowLevelTrigger* Low level active trigger.  
*kDMA\_HighLevelTrigger* High level active trigger.  
*kDMA\_FallingEdgeTrigger* Falling edge active trigger.  
*kDMA\_RisingEdgeTrigger* Rising edge active trigger.

### 23.6.7 anonymous enum

Enumerator

*kDMA\_BurstSize1* burst size 1 transfer  
*kDMA\_BurstSize2* burst size 2 transfer  
*kDMA\_BurstSize4* burst size 4 transfer  
*kDMA\_BurstSize8* burst size 8 transfer  
*kDMA\_BurstSize16* burst size 16 transfer  
*kDMA\_BurstSize32* burst size 32 transfer  
*kDMA\_BurstSize64* burst size 64 transfer  
*kDMA\_BurstSize128* burst size 128 transfer  
*kDMA\_BurstSize256* burst size 256 transfer  
*kDMA\_BurstSize512* burst size 512 transfer  
*kDMA\_BurstSize1024* burst size 1024 transfer

### 23.6.8 enum\_dma\_trigger\_burst

Enumerator

*kDMA\_SingleTransfer* Single transfer.  
*kDMA\_LevelBurstTransfer* Burst transfer driven by level trigger.  
*kDMA\_EdgeBurstTransfer1* Perform 1 transfer by edge trigger.  
*kDMA\_EdgeBurstTransfer2* Perform 2 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer4* Perform 4 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer8* Perform 8 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer16* Perform 16 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer32* Perform 32 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer64* Perform 64 transfers by edge trigger.

*kDMA\_EdgeBurstTransfer128* Perform 128 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer256* Perform 256 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer512* Perform 512 transfers by edge trigger.  
*kDMA\_EdgeBurstTransfer1024* Perform 1024 transfers by edge trigger.

### 23.6.9 enum \_dma\_burst\_wrap

Enumerator

*kDMA\_NoWrap* Wrapping is disabled.  
*kDMA\_SrcWrap* Wrapping is enabled for source.  
*kDMA\_DstWrap* Wrapping is enabled for destination.  
*kDMA\_SrcAndDstWrap* Wrapping is enabled for source and destination.

### 23.6.10 enum \_dma\_transfer\_type

Enumerator

*kDMA\_MemoryToMemory* Transfer from memory to memory (increment source and destination)  
*kDMA\_PeripheralToMemory* Transfer from peripheral to memory (increment only destination)  
*kDMA\_MemoryToPeripheral* Transfer from memory to peripheral (increment only source)  
*kDMA\_StaticToStatic* Peripheral to static memory (do not increment source or destination)

## 23.7 Function Documentation

### 23.7.1 void DMA\_Init ( DMA\_Type \* *base* )

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

### 23.7.2 void DMA\_Deinit ( DMA\_Type \* *base* )

This function gates the DMA clock.

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

### 23.7.3 void DMA\_InstallDescriptorMemory ( DMA\_Type \* *base*, void \* *addr* )

This function used to register DMA descriptor memory for linked transfer, a typical case is ping pong transfer which will request more than one DMA descriptor memory space, although current DMA driver has a default DMA descriptor buffer, but it support one DMA descriptor for one channel only.

## Parameters

|             |                        |
|-------------|------------------------|
| <i>base</i> | DMA base address.      |
| <i>addr</i> | DMA descriptor address |

### 23.7.4 static bool DMA\_ChannelsActive ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

## Returns

True for active state, false otherwise.

### 23.7.5 static bool DMA\_ChannelsBusy ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

|                |                     |
|----------------|---------------------|
| <i>channel</i> | DMA channel number. |
|----------------|---------------------|

Returns

True for busy state, false otherwise.

**23.7.6 static void DMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.7 static void DMA\_DisableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.8 static void DMA\_EnableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.9 static void DMA\_DisableChannel ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.10** `static void DMA_EnableChannelPeriphRq ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.11** `static void DMA_DisableChannelPeriphRq ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

Returns

True for enabled PeriphRq, false for disabled.

**23.7.12** `void DMA_ConfigureChannelTrigger ( DMA_Type * base, uint32_t channel, dma_channel_trigger_t * trigger )`

**Deprecated** Do not use this function. It has been superseded by [DMA\\_SetChannelConfig](#).

Parameters

---

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |
| <i>trigger</i> | trigger configuration.       |

### 23.7.13 void DMA\_SetChannelConfig ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_channel\_trigger\_t \* *trigger*, bool *isPeriph* )

This function provide a interface to configure channel configuration registers.

Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | DMA base address.                     |
| <i>channel</i>  | DMA channel number.                   |
| <i>trigger</i>  | channel configurations structure.     |
| <i>isPeriph</i> | true is periph request, false is not. |

### 23.7.14 static uint32\_t DMA\_SetChannelXferConfig ( bool *reload*, bool *clrTrig*, bool *intA*, bool *intB*, uint8\_t *width*, uint8\_t *srcInc*, uint8\_t *dstInc*, uint32\_t *bytes* ) [inline], [static]

Parameters

|                |                                                                    |
|----------------|--------------------------------------------------------------------|
| <i>reload</i>  | true is reload link descriptor after current exhaust, false is not |
| <i>clrTrig</i> | true is clear trigger status, wait software trigger, false is not  |
| <i>intA</i>    | enable interruptA                                                  |
| <i>intB</i>    | enable interruptB                                                  |
| <i>width</i>   | transfer width                                                     |
| <i>srcInc</i>  | source address interleave size                                     |
| <i>dstInc</i>  | destination address interleave size                                |
| <i>bytes</i>   | transfer bytes                                                     |

Returns

The vaule of xfer config

### 23.7.15 uint32\_t DMA\_GetRemainingBytes ( DMA\_Type \* *base*, uint32\_t *channel* )



## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

## Returns

The number of bytes which have not been transferred yet.

**23.7.16** `static void DMA_SetChannelPriority ( DMA_Type * base, uint32_t channel, dma_priority_t priority ) [inline], [static]`

## Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | DMA peripheral base address. |
| <i>channel</i>  | DMA channel number.          |
| <i>priority</i> | Channel priority value.      |

**23.7.17** `static dma_priority_t DMA_GetChannelPriority ( DMA_Type * base, uint32_t channel ) [inline], [static]`

## Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

## Returns

Channel priority value.

**23.7.18** `static void DMA_SetChannelConfigValid ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.19** `static void DMA_DoChannelSoftwareTrigger ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**23.7.20** `static void DMA_LoadChannelTransferConfig ( DMA_Type * base, uint32_t channel, uint32_t xfer ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |
| <i>xfer</i>    | transfer configurations.     |

**23.7.21** `void DMA_CreateDescriptor ( dma_descriptor_t * desc, dma_xfercfg_t * xfercfg, void * srcAddr, void * dstAddr, void * nextDesc )`

**Deprecated** Do not use this function. It has been superseded by [DMA\\_SetupDescriptor](#).

Parameters

|                |                                            |
|----------------|--------------------------------------------|
| <i>desc</i>    | DMA descriptor address.                    |
| <i>xfercfg</i> | Transfer configuration for DMA descriptor. |

|                 |                                      |
|-----------------|--------------------------------------|
| <i>srcAddr</i>  | Address of last item to transmit     |
| <i>dstAddr</i>  | Address of last item to receive.     |
| <i>nextDesc</i> | Address of next descriptor in chain. |

### 23.7.22 void DMA\_SetupDescriptor ( dma\_descriptor\_t \* desc, uint32\_t xfercfg, void \* srcStartAddr, void \* dstStartAddr, void \* nextDesc )

Note: This function do not support configure wrap descriptor.

Parameters

|                     |                                            |
|---------------------|--------------------------------------------|
| <i>desc</i>         | DMA descriptor address.                    |
| <i>xfercfg</i>      | Transfer configuration for DMA descriptor. |
| <i>srcStartAddr</i> | Start address of source address.           |
| <i>dstStartAddr</i> | Start address of destination address.      |
| <i>nextDesc</i>     | Address of next descriptor in chain.       |

### 23.7.23 void DMA\_SetupChannelDescriptor ( dma\_descriptor\_t \* desc, uint32\_t xfercfg, void \* srcStartAddr, void \* dstStartAddr, void \* nextDesc, dma\_burst\_wrap\_t wrapType, uint32\_t burstSize )

Note: This function support configure wrap descriptor.

Parameters

|                     |                                                      |
|---------------------|------------------------------------------------------|
| <i>desc</i>         | DMA descriptor address.                              |
| <i>xfercfg</i>      | Transfer configuration for DMA descriptor.           |
| <i>srcStartAddr</i> | Start address of source address.                     |
| <i>dstStartAddr</i> | Start address of destination address.                |
| <i>nextDesc</i>     | Address of next descriptor in chain.                 |
| <i>wrapType</i>     | burst wrap type.                                     |
| <i>burstSize</i>    | burst size, reference <code>_dma_burst_size</code> . |

### 23.7.24 void DMA\_LoadChannelDescriptor ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_descriptor\_t \* *descriptor* )

This function can be used to load descriptor to driver internal channel descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the polling transfer, application can allocate a local descriptor memory table to prepare a descriptor firstly and then call this api to load the configured descriptor to driver descriptor table.

```
* DMA_Init(DMA0);
* DMA_EnableChannel(DMA0, DEMO_DMA_CHANNEL);
* DMA_SetupDescriptor(desc, xferCfg, s_srcBuffer, &s_destBuffer[0], NULL);
* DMA_LoadChannelDescriptor(DMA0, DEMO_DMA_CHANNEL, (
 dma_descriptor_t *)desc);
* DMA_DoChannelSoftwareTrigger(DMA0, DEMO_DMA_CHANNEL);
* while(DMA_ChannelIsBusy(DMA0, DEMO_DMA_CHANNEL))
* {}
*
```

#### Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>base</i>       | DMA base address.          |
| <i>channel</i>    | DMA channel.               |
| <i>descriptor</i> | configured DMA descriptor. |

### 23.7.25 void DMA\_AbortTransfer ( dma\_handle\_t \* *handle* )

This function aborts DMA transfer specified by handle.

#### Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

### 23.7.26 void DMA\_CreateHandle ( dma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

#### Parameters

|                |                                                                             |
|----------------|-----------------------------------------------------------------------------|
| <i>handle</i>  | DMA handle pointer. The DMA handle stores callback function and parameters. |
| <i>base</i>    | DMA peripheral base address.                                                |
| <i>channel</i> | DMA channel number.                                                         |

**23.7.27 void DMA\_SetCallback ( dma\_handle\_t \* *handle*, dma\_callback *callback*, void \* *userData* )**

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

## Parameters

|                 |                                  |
|-----------------|----------------------------------|
| <i>handle</i>   | DMA handle pointer.              |
| <i>callback</i> | DMA callback function pointer.   |
| <i>userData</i> | Parameter for callback function. |

**23.7.28** `void DMA_PrepareTransfer ( dma_transfer_config_t * config, void * srcAddr, void * dstAddr, uint32_t byteWidth, uint32_t transferBytes, dma_transfer_type_t type, void * nextDesc )`

**Deprecated** Do not use this function. It has been superseded by [DMA\\_PrepareChannelTransfer](#). This function prepares the transfer configuration structure according to the user input.

## Parameters

|                      |                                                                        |
|----------------------|------------------------------------------------------------------------|
| <i>config</i>        | The user configuration structure of type <code>dma_transfer_t</code> . |
| <i>srcAddr</i>       | DMA transfer source address.                                           |
| <i>dstAddr</i>       | DMA transfer destination address.                                      |
| <i>byteWidth</i>     | DMA transfer destination address width(bytes).                         |
| <i>transferBytes</i> | DMA transfer bytes to be transferred.                                  |
| <i>type</i>          | DMA transfer type.                                                     |
| <i>nextDesc</i>      | Chain custom descriptor to transfer.                                   |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

**23.7.29** `void DMA_PrepareChannelTransfer ( dma_channel_config_t * config, void * srcStartAddr, void * dstStartAddr, uint32_t xferCfg, dma_transfer_type_t type, dma_channel_trigger_t * trigger, void * nextDesc )`

This function used to prepare channel transfer configurations.

## Parameters

|                     |                                                                                            |
|---------------------|--------------------------------------------------------------------------------------------|
| <i>config</i>       | Pointer to DMA channel transfer configuration structure.                                   |
| <i>srcStartAddr</i> | source start address.                                                                      |
| <i>dstStartAddr</i> | destination start address.                                                                 |
| <i>xferCfg</i>      | xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value. |
| <i>type</i>         | transfer type.                                                                             |
| <i>trigger</i>      | DMA channel trigger configurations.                                                        |
| <i>nextDesc</i>     | address of next descriptor.                                                                |

### 23.7.30 `status_t DMA_SubmitTransfer ( dma_handle_t * handle, dma_transfer_config_t * config )`

**Deprecated** Do not use this function. It has been superseded by [DMA\\_SubmitChannelTransfer](#).

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

## Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>handle</i> | DMA handle pointer.                              |
| <i>config</i> | Pointer to DMA transfer configuration structure. |

## Return values

|                              |                                                                     |
|------------------------------|---------------------------------------------------------------------|
| <i>kStatus_DMA_Success</i>   | It means submit transfer request succeed.                           |
| <i>kStatus_DMA_QueueFull</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_DMA_Busy</i>      | It means the given channel is busy, need to submit request later.   |

### 23.7.31 `void DMA_SubmitChannelTransferParameter ( dma_handle_t * handle, uint32_t xferCfg, void * srcStartAddr, void * dstStartAddr, void * nextDesc )`

This function used to configure channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle, DMA_CHANNEL_XFER(reload,
 clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, NULL);
DMA_StartTransfer(handle)
*
```

2. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```
define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[3]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
 srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
 srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
 srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle, DMA_CHANNEL_XFER(reload,
 clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, nextDesc0);
DMA_StartTransfer(handle);
*
```

Parameters

|                     |                                                                                            |
|---------------------|--------------------------------------------------------------------------------------------|
| <i>handle</i>       | Pointer to DMA handle.                                                                     |
| <i>xferCfg</i>      | xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value. |
| <i>srcStartAddr</i> | source start address.                                                                      |
| <i>dstStartAddr</i> | destination start address.                                                                 |
| <i>nextDesc</i>     | address of next descriptor.                                                                |

**23.7.32 void DMA\_SubmitChannelDescriptor ( dma\_handle\_t \* handle, dma\_descriptor\_t \* descriptor )**

This function used to configue channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, this functiono is typical for the ping pong case:

1. for the ping pong case, application should responsible for the descriptor, for example, application should prepare two descriptor table with macro.



```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[2]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelDescriptor(handle, nextDesc0);
DMA_StartTransfer(handle);

```

## Parameters

|                   |                        |
|-------------------|------------------------|
| <i>handle</i>     | Pointer to DMA handle. |
| <i>descriptor</i> | descriptor to submit.  |

### 23.7.33 status\_t DMA\_SubmitChannelTransfer ( dma\_handle\_t \* *handle*, dma\_channel\_config\_t \* *config* )

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time. It is used for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```

DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
trigger, NULL);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

2. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);
DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
trigger, nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

- for the ping pong case, application should responsible for link descriptor, for example, application should prepare two descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width,
srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
trigger, nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

\*

Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>handle</i> | DMA handle pointer.                              |
| <i>config</i> | Pointer to DMA transfer configuration structure. |

Return values

|                              |                                                                     |
|------------------------------|---------------------------------------------------------------------|
| <i>kStatus_DMA_Success</i>   | It means submit transfer request succeed.                           |
| <i>kStatus_DMA_QueueFull</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_DMA_Busy</i>      | It means the given channel is busy, need to submit request later.   |

**23.7.34 void DMA\_StartTransfer ( dma\_handle\_t \* *handle* )**

This function enables the channel request. User can call this function after submitting the transfer request It will trigger transfer start with software trigger only when hardware trigger is not used.

Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

**23.7.35 void DMA\_IRQHandle ( DMA\_Type \* *base* )**

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | DMA base address. |
|-------------|-------------------|

# Chapter 24

## GPIO: General Purpose I/O

### 24.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Purpose I/O (GPIO) module of MCUXpresso SDK devices.

### 24.2 Function groups

#### 24.2.1 Initialization and deinitialization

The function [GPIO\\_PinInit\(\)](#) initializes the GPIO with specified configuration.

#### 24.2.2 Pin manipulation

The function [GPIO\\_PinWrite\(\)](#) set output state of selected GPIO pin. The function [GPIO\\_PinRead\(\)](#) read input value of selected GPIO pin.

#### 24.2.3 Port manipulation

The function [GPIO\\_PortSet\(\)](#) sets the output level of selected GPIO pins to the logic 1. The function [GPIO\\_PortClear\(\)](#) sets the output level of selected GPIO pins to the logic 0. The function [GPIO\\_PortToggle\(\)](#) reverse the output level of selected GPIO pins. The function [GPIO\\_PortRead\(\)](#) read input value of selected port.

#### 24.2.4 Port masking

The function [GPIO\\_PortMaskedSet\(\)](#) set port mask, only pins masked by 0 will be enabled in following functions. The function [GPIO\\_PortMaskedWrite\(\)](#) sets the state of selected GPIO port, only pins masked by 0 will be affected. The function [GPIO\\_PortMaskedRead\(\)](#) reads the state of selected GPIO port, only pins masked by 0 are enabled for read, pins masked by 1 are read as 0.

### 24.3 Typical use case

Example use of GPIO API. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/gpio`

## Files

- file [fsl\\_gpio.h](#)

## Data Structures

- struct [\\_gpio\\_pin\\_config](#)  
*The GPIO pin configuration structure. [More...](#)*

## Typedefs

- typedef enum [\\_gpio\\_pin\\_direction](#) [gpio\\_pin\\_direction\\_t](#)  
*LPC GPIO direction definition.*
- typedef struct [\\_gpio\\_pin\\_config](#) [gpio\\_pin\\_config\\_t](#)  
*The GPIO pin configuration structure.*

## Enumerations

- enum [\\_gpio\\_pin\\_direction](#) {  
[kGPIO\\_DigitalInput](#) = 0U,  
[kGPIO\\_DigitalOutput](#) = 1U }  
*LPC GPIO direction definition.*

## Functions

- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Reverses current output logic of the multiple GPIO pins.*

## Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 7))  
*LPC GPIO driver version.*

## GPIO Configuration

- void [GPIO\\_PortInit](#) (GPIO\_Type \*base, uint32\_t port)  
*Initializes the GPIO peripheral.*
- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, const [gpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a GPIO pin used by the board.*

## GPIO Output Operations

- static void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, uint8\_t output)  
*Sets the output level of the one GPIO pin to the logic 1 or 0.*

## GPIO Input Operations

- static uint32\_t [GPIO\\_PinRead](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin)  
*Reads the current input value of the GPIO PIN.*

## 24.4 Data Structure Documentation

### 24.4.1 struct \_gpio\_pin\_config

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

#### Data Fields

- [gpio\\_pin\\_direction\\_t pinDirection](#)  
*GPIO direction, input or output.*
- uint8\_t [outputLogic](#)  
*Set default output logic, no use in input.*

## 24.5 Macro Definition Documentation

### 24.5.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 7))

## 24.6 Typedef Documentation

### 24.6.1 typedef struct \_gpio\_pin\_config gpio\_pin\_config\_t

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

## 24.7 Enumeration Type Documentation

### 24.7.1 enum \_gpio\_pin\_direction

Enumerator

- kGPIO\_DigitalInput* Set current pin as digital input.
- kGPIO\_DigitalOutput* Set current pin as digital output.

## 24.8 Function Documentation

### 24.8.1 void GPIO\_PortInit ( GPIO\_Type \* base, uint32\_t port )

This function ungates the GPIO clock.

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | GPIO peripheral base pointer. |
| <i>port</i> | GPIO port number.             |

### 24.8.2 void GPIO\_PinInit ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, const gpio\_pin\_config\_t \* *config* )

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the [GPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:

```
* Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalInput,
* 0,
* }
* Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalOutput,
* 0,
* }
*
```

## Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i>   | GPIO port number                             |
| <i>pin</i>    | GPIO pin number                              |
| <i>config</i> | GPIO pin configuration pointer               |

### 24.8.3 static void GPIO\_PinWrite ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, uint8\_t *output* ) [inline], [static]

## Parameters

|               |                                                                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(Typically GPIO)                                                                                                                                           |
| <i>port</i>   | GPIO port number                                                                                                                                                                       |
| <i>pin</i>    | GPIO pin number                                                                                                                                                                        |
| <i>output</i> | GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul> |

**24.8.4 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin* ) [inline], [static]**

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>pin</i>  | GPIO pin number                              |

Return values

|             |                                                                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>GPIO</i> | port input value <ul style="list-style-type: none"> <li>• 0: corresponding pin input low-logic level.</li> <li>• 1: corresponding pin input high-logic level.</li> </ul> |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**24.8.5 static void GPIO\_PortSet ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

**24.8.6 static void GPIO\_PortClear ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**



Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

**24.8.7 static void GPIO\_PortToggle ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* ) [inline], [static]**

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

## Chapter 25

# IOCON: I/O pin configuration

### 25.1 Overview

The MCUXpresso SDK provides a peripheral driver for the I/O pin configuration (IOCON) module of MCUXpresso SDK devices.

### 25.2 Function groups

#### 25.2.1 Pin mux set

The function `IOCONPinMuxSet()` set pinmux for single pin according to selected configuration.

#### 25.2.2 Pin mux set

The function `IOCON_SetPinMuxing()` set pinmux for group of pins according to selected configuration.

### 25.3 Typical use case

Example use of IOCON API to selection of GPIO mode. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/iocon`

### Files

- file [fsl\\_iocon.h](#)

### Data Structures

- struct [\\_iocon\\_group](#)  
*Array of IOCON pin definitions passed to `IOCON_SetPinMuxing()` must be in this format. [More...](#)*

### Macros

- `#define IOCON_FUNC0 0x0`  
*IOCON function and mode selection definitions.*
- `#define IOCON_FUNC1 0x1`  
*Selects pin function 1.*
- `#define IOCON_FUNC2 0x2`  
*Selects pin function 2.*
- `#define IOCON_FUNC3 0x3`  
*Selects pin function 3.*
- `#define IOCON_FUNC4 0x4`  
*Selects pin function 4.*

- #define `IOCON_FUNC5` 0x5  
*Selects pin function 5.*
- #define `IOCON_FUNC6` 0x6  
*Selects pin function 6.*
- #define `IOCON_FUNC7` 0x7  
*Selects pin function 7.*
- #define `IOCON_FUNC8` 0x8  
*Selects pin function 8.*
- #define `IOCON_FUNC9` 0x9  
*Selects pin function 9.*
- #define `IOCON_FUNC10` 0xA  
*Selects pin function 10.*
- #define `IOCON_FUNC11` 0xB  
*Selects pin function 11.*
- #define `IOCON_FUNC12` 0xC  
*Selects pin function 12.*
- #define `IOCON_FUNC13` 0xD  
*Selects pin function 13.*
- #define `IOCON_FUNC14` 0xE  
*Selects pin function 14.*
- #define `IOCON_FUNC15` 0xF  
*Selects pin function 15.*

## Typedefs

- typedef struct `_iocon_group` `iocon_group_t`  
*Array of IOCON pin definitions passed to `IOCON_SetPinMuxing()` must be in this format.*

## Functions

- `__STATIC_INLINE` void `IOCON_PinMuxSet` (`IOCON_Type` \*base, `uint8_t` port, `uint8_t` pin, `uint32_t` modefunc)  
*Sets I/O Control pin mux.*
- `__STATIC_INLINE` void `IOCON_SetPinMuxing` (`IOCON_Type` \*base, `const iocon_group_t` \*pin-Array, `uint32_t` arrayLength)  
*Set all I/O Control pin muxing.*

## Driver version

- #define `FSL_IOCON_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 0)`)  
*IOCON driver version.*

## 25.4 Data Structure Documentation

### 25.4.1 struct `_iocon_group`

## 25.5 Macro Definition Documentation

**25.5.1 #define FSL\_IOCON\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))**

**25.5.2 #define IOCON\_FUNC0 0x0**

Note

See the User Manual for specific modes and functions supported by the various pins. Selects pin function 0

## 25.6 Function Documentation

**25.6.1 \_\_STATIC\_INLINE void IOCON\_PinMuxSet ( IOCON\_Type \* *base*, uint8\_t *port*, uint8\_t *pin*, uint32\_t *modefunc* )**

Parameters

|                 |                                            |
|-----------------|--------------------------------------------|
| <i>base</i>     | : The base of IOCON peripheral on the chip |
| <i>port</i>     | : GPIO port to mux                         |
| <i>pin</i>      | : GPIO pin to mux                          |
| <i>modefunc</i> | : OR'ed values of type IOCON_*             |

Returns

Nothing

**25.6.2 \_\_STATIC\_INLINE void IOCON\_SetPinMuxing ( IOCON\_Type \* *base*, const iocon\_group\_t \* *pinArray*, uint32\_t *arrayLength* )**

Parameters

|                    |                                            |
|--------------------|--------------------------------------------|
| <i>base</i>        | : The base of IOCON peripheral on the chip |
| <i>pinArray</i>    | : Pointer to array of pin mux selections   |
| <i>arrayLength</i> | : Number of entries in pinArray            |

Returns

Nothing

# Chapter 26

## RTC: Real Time Clock

### 26.1 Overview

The MCUXpresso SDK provides a driver for the Real Time Clock (RTC).

### 26.2 Function groups

The RTC driver supports operating the module as a time counter.

#### 26.2.1 Initialization and deinitialization

The function [RTC\\_Init\(\)](#) initializes the RTC with specified configurations. The function [RTC\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [RTC\\_Deinit\(\)](#) disables the RTC timer and disables the module clock.

#### 26.2.2 Set & Get Datetime

The function [RTC\\_SetDatetime\(\)](#) sets the timer period in seconds. User passes in the details in date & time format by using the below data structure.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`  
The function [RTC\\_GetDatetime\(\)](#) reads the current timer value in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 26.2.3 Set & Get Alarm

The function [RTC\\_SetAlarm\(\)](#) sets the alarm time period in seconds. User passes in the details in date & time format by using the datetime data structure.

The function [RTC\\_GetAlarm\(\)](#) reads the alarm time in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 26.2.4 Start & Stop timer

The function [RTC\\_StartTimer\(\)](#) starts the RTC time counter.

The function [RTC\\_StopTimer\(\)](#) stops the RTC time counter.

### 26.2.5 Status

Provides functions to get and clear the RTC status.

### 26.2.6 Interrupt

Provides functions to enable/disable RTC interrupts and get current enabled interrupts.

### 26.2.7 High resolution timer

Provides functions to enable high resolution timer and set and get the wake time.

## 26.3 Typical use case

### 26.3.1 RTC tick example

Example to set the RTC current time and trigger an alarm. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`

## Files

- file [fsl\\_rtc.h](#)

## Data Structures

- struct [\\_rtc\\_datetime](#)  
*Structure is used to hold the date and time. [More...](#)*

## Typedefs

- typedef enum [\\_rtc\\_interrupt\\_enable rtc\\_interrupt\\_enable\\_t](#)  
*List of RTC interrupts.*
- typedef enum [\\_rtc\\_status\\_flags rtc\\_status\\_flags\\_t](#)  
*List of RTC flags.*
- typedef struct [\\_rtc\\_datetime rtc\\_datetime\\_t](#)  
*Structure is used to hold the date and time.*

## Enumerations

- enum [\\_rtc\\_interrupt\\_enable](#) {  
[kRTC\\_AlarmInterruptEnable](#) = RTC\_CTRL\_ALARMDPD\_EN\_MASK,  
[kRTC\\_WakeupInterruptEnable](#) = RTC\_CTRL\_WAKEDPD\_EN\_MASK }  
*List of RTC interrupts.*

- enum `_rtc_status_flags` {  
`kRTC_AlarmFlag = RTC_CTRL_ALARM1HZ_MASK,`  
`kRTC_WakeupFlag = RTC_CTRL_WAKE1KHZ_MASK }`  
*List of RTC flags.*

## Functions

- static void `RTC_SetSecondsTimerMatch` (RTC\_Type \*base, uint32\_t matchValue)  
*Set the RTC seconds timer (1HZ) MATCH value.*
- static uint32\_t `RTC_GetSecondsTimerMatch` (RTC\_Type \*base)  
*Read actual RTC seconds timer (1HZ) MATCH value.*
- static void `RTC_SetSecondsTimerCount` (RTC\_Type \*base, uint32\_t countValue)  
*Set the RTC seconds timer (1HZ) COUNT value.*
- static uint32\_t `RTC_GetSecondsTimerCount` (RTC\_Type \*base)  
*Read the actual RTC seconds timer (1HZ) COUNT value.*
- static void `RTC_SetWakeupCount` (RTC\_Type \*base, uint16\_t wakeupValue)  
*Enable the RTC wake-up timer (1KHZ) and set countdown value to the RTC WAKE register.*
- static uint16\_t `RTC_GetWakeupCount` (RTC\_Type \*base)  
*Read the actual value from the WAKE register value in RTC wake-up timer (1KHZ)*
- static void `RTC_Reset` (RTC\_Type \*base)  
*Perform a software reset on the RTC module.*

## Driver version

- #define `FSL_RTC_DRIVER_VERSION` (MAKE\_VERSION(2, 2, 0))  
*Version 2.2.0.*

## Initialization and deinitialization

- void `RTC_Init` (RTC\_Type \*base)  
*Un-gate the RTC clock and enable the RTC oscillator.*
- static void `RTC_Deinit` (RTC\_Type \*base)  
*Stop the timer and gate the RTC clock.*

## Current Time & Alarm

- `status_t RTC_SetDatetime` (RTC\_Type \*base, const `rtc_datetime_t` \*datetime)  
*Set the RTC date and time according to the given time structure.*
- void `RTC_GetDatetime` (RTC\_Type \*base, `rtc_datetime_t` \*datetime)  
*Get the RTC time and stores it in the given time structure.*
- `status_t RTC_SetAlarm` (RTC\_Type \*base, const `rtc_datetime_t` \*alarmTime)  
*Set the RTC alarm time.*
- void `RTC_GetAlarm` (RTC\_Type \*base, `rtc_datetime_t` \*datetime)  
*Return the RTC alarm time.*

## RTC wake-up timer (1KHZ) Enable

- static void `RTC_EnableWakeupTimer` (RTC\_Type \*base, bool enable)  
*Enable the RTC wake-up timer (1KHZ).*
- static uint32\_t `RTC_GetEnabledWakeupTimer` (RTC\_Type \*base)  
*Get the enabled status of the RTC wake-up timer (1KHZ).*

## SUBSEC counter

- static void [RTC\\_EnableSubsecCounter](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC Sub-second counter (32KHZ).*
- static uint32\_t [RTC\\_GetSubsecValue](#) (const RTC\_Type \*base)  
*A read of 32KHZ sub-seconds counter.*

## Interrupt Interface

- static void [RTC\\_EnableWakeUpTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the wake-up timer interrupt from deep power down mode.*
- static void [RTC\\_EnableAlarmTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the alarm timer interrupt from deep power down mode.*
- static void [RTC\\_EnableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Enables the selected RTC interrupts.*
- static void [RTC\\_DisableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Disables the selected RTC interrupts.*
- static uint32\_t [RTC\\_GetEnabledInterrupts](#) (RTC\_Type \*base)  
*Get the enabled RTC interrupts.*

## Status Interface

- static uint32\_t [RTC\\_GetStatusFlags](#) (RTC\_Type \*base)  
*Get the RTC status flags.*
- static void [RTC\\_ClearStatusFlags](#) (RTC\_Type \*base, uint32\_t mask)  
*Clear the RTC status flags.*

## Timer Enable

- static void [RTC\\_EnableTimer](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC timer counter.*
- static void [RTC\\_StartTimer](#) (RTC\_Type \*base)  
*Starts the RTC time counter.*
- static void [RTC\\_StopTimer](#) (RTC\_Type \*base)  
*Stops the RTC time counter.*

## 26.4 Data Structure Documentation

### 26.4.1 struct \_rtc\_datetime

#### Data Fields

- uint16\_t [year](#)  
*Range from 1970 to 2099.*
- uint8\_t [month](#)  
*Range from 1 to 12.*
- uint8\_t [day](#)  
*Range from 1 to 31 (depending on month).*
- uint8\_t [hour](#)  
*Range from 0 to 23.*



- uint8\_t [minute](#)  
Range from 0 to 59.
- uint8\_t [second](#)  
Range from 0 to 59.

### Field Documentation

- (1) uint16\_t \_rtc\_datetime::year
- (2) uint8\_t \_rtc\_datetime::month
- (3) uint8\_t \_rtc\_datetime::day
- (4) uint8\_t \_rtc\_datetime::hour
- (5) uint8\_t \_rtc\_datetime::minute
- (6) uint8\_t \_rtc\_datetime::second

## 26.5 Enumeration Type Documentation

### 26.5.1 enum \_rtc\_interrupt\_enable

Enumerator

- kRTC\_AlarmInterruptEnable* Alarm interrupt.
- kRTC\_WakeupInterruptEnable* Wake-up interrupt.

### 26.5.2 enum \_rtc\_status\_flags

Enumerator

- kRTC\_AlarmFlag* Alarm flag.
- kRTC\_WakeupFlag* 1kHz wake-up timer flag

## 26.6 Function Documentation

### 26.6.1 void RTC\_Init ( RTC\_Type \* *base* )

Note

This API should be called at the beginning of the application using the RTC driver.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 26.6.2 static void RTC\_Deinit ( RTC\_Type \* *base* ) [inline], [static]

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 26.6.3 status\_t RTC\_SetDatetime ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *datetime* )

The RTC counter must be stopped prior to calling this function as writes to the RTC seconds register will fail if the RTC counter is running.

Parameters

|                 |                                                                        |
|-----------------|------------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                            |
| <i>datetime</i> | Pointer to structure where the date and time details to set are stored |

Returns

kStatus\_Success: Success in setting the time and starting the RTC  
 kStatus\_InvalidArgument: Error because the datetime format is incorrect

### 26.6.4 void RTC\_GetDatetime ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

Parameters

|                 |                                                                  |
|-----------------|------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                      |
| <i>datetime</i> | Pointer to structure where the date and time details are stored. |

### 26.6.5 status\_t RTC\_SetAlarm ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *alarmTime* )

The function checks whether the specified alarm time is greater than the present time. If not, the function does not set the alarm and returns an error.

## Parameters

|                  |                                                      |
|------------------|------------------------------------------------------|
| <i>base</i>      | RTC peripheral base address                          |
| <i>alarmTime</i> | Pointer to structure where the alarm time is stored. |

## Returns

kStatus\_Success: success in setting the RTC alarm  
 kStatus\_InvalidArgument: Error because the alarm datetime format is incorrect  
 kStatus\_Fail: Error because the alarm time has already passed

### 26.6.6 void RTC\_GetAlarm ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )

## Parameters

|                 |                                                                        |
|-----------------|------------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                            |
| <i>datetime</i> | Pointer to structure where the alarm date and time details are stored. |

### 26.6.7 static void RTC\_EnableWakeupTimer ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

After calling this function, the RTC driver will use/un-use the RTC wake-up (1KHZ) at the same time.

## Parameters

|               |                                                                                                                                                                                                                                   |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                       |
| <i>enable</i> | Use/Un-use the RTC wake-up timer. <ul style="list-style-type: none"> <li>• true: Use RTC wake-up timer at the same time.</li> <li>• false: Un-use RTC wake-up timer, RTC only use the normal seconds timer by default.</li> </ul> |

### 26.6.8 static uint32\_t RTC\_GetEnabledWakeupTimer ( RTC\_Type \* *base* ) [inline], [static]

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Returns

The enabled status of RTC wake-up timer (1KHZ).

### 26.6.9 static void RTC\_EnableSubsecCounter ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

## Note

Only enable sub-second counter after RTC\_ENA bit has been set to 1.

## Parameters

|               |                                                                                                                                                                                   |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                       |
| <i>enable</i> | Enable/Disable RTC sub-second counter. <ul style="list-style-type: none"> <li>• true: Enable RTC sub-second counter.</li> <li>• false: Disable RTC sub-second counter.</li> </ul> |

### 26.6.10 static uint32\_t RTC\_GetSubsecValue ( const RTC\_Type \* *base* ) [inline], [static]

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Returns

Current value of the SUBSEC register

### 26.6.11 static void RTC\_SetSecondsTimerMatch ( RTC\_Type \* *base*, uint32\_t *matchValue* ) [inline], [static]

Parameters

|                   |                                                 |
|-------------------|-------------------------------------------------|
| <i>base</i>       | RTC peripheral base address                     |
| <i>matchValue</i> | The value to be set into the RTC MATCH register |

**26.6.12** `static uint32_t RTC_GetSecondsTimerMatch ( RTC_Type * base )  
[inline], [static]`

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

Returns

The actual RTC seconds timer (1HZ) MATCH value.

**26.6.13** `static void RTC_SetSecondsTimerCount ( RTC_Type * base, uint32_t  
countValue ) [inline], [static]`

Parameters

|                   |                                                    |
|-------------------|----------------------------------------------------|
| <i>base</i>       | RTC peripheral base address                        |
| <i>countValue</i> | The value to be loaded into the RTC COUNT register |

**26.6.14** `static uint32_t RTC_GetSecondsTimerCount ( RTC_Type * base )  
[inline], [static]`

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

Returns

The actual RTC seconds timer (1HZ) COUNT value.

**26.6.15** `static void RTC_SetWakeupCount ( RTC_Type * base, uint16_t  
wakeupValue ) [inline], [static]`

Parameters

|                    |                                                                            |
|--------------------|----------------------------------------------------------------------------|
| <i>base</i>        | RTC peripheral base address                                                |
| <i>wakeupValue</i> | The value to be loaded into the WAKE register in RTC wake-up timer (1KHZ). |

### 26.6.16 `static uint16_t RTC_GetWakeupCount ( RTC_Type * base ) [inline], [static]`

Read the WAKE register twice and compare the result, if the value match, the time can be used.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

Returns

The actual value of the WAKE register value in RTC wake-up timer (1KHZ).

### 26.6.17 `static void RTC_EnableWakeUpTimerInterruptFromDPD ( RTC_Type * base, bool enable ) [inline], [static]`

Parameters

|               |                                                                                                                                                                                                                                                                    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                                                        |
| <i>enable</i> | Enable/Disable wake-up timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable wake-up timer interrupt from deep power down mode.</li> <li>• false: Disable wake-up timer interrupt from deep power down mode.</li> </ul> |

### 26.6.18 `static void RTC_EnableAlarmTimerInterruptFromDPD ( RTC_Type * base, bool enable ) [inline], [static]`

Parameters

|               |                                                                                                                                                                                                                                                              |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                                                  |
| <i>enable</i> | Enable/Disable alarm timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable alarm timer interrupt from deep power down mode.</li> <li>• false: Disable alarm timer interrupt from deep power down mode.</li> </ul> |

**26.6.19** `static void RTC_EnableInterrupts ( RTC_Type * base, uint32_t mask )`  
**[inline], [static]**

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableAlarmTimerInterruptFromDPD](#) and [RTC\\_EnableWakeUpTimerInterruptFromDPD](#)

Parameters

|             |                                                                                                                     |
|-------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a> |

**26.6.20** `static void RTC_DisableInterrupts ( RTC_Type * base, uint32_t mask )`  
**[inline], [static]**

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableAlarmTimerInterruptFromDPD](#) and [RTC\\_EnableWakeUpTimerInterruptFromDPD](#)

Parameters

|             |                                                                                                                     |
|-------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a> |

**26.6.21** `static uint32_t RTC_GetEnabledInterrupts ( RTC_Type * base )`  
**[inline], [static]**

**Deprecated** Do not use this function. It will be deleted in next release version.

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [rtc\\_interrupt\\_enable\\_t](#)

**26.6.22** `static uint32_t RTC_GetStatusFlags ( RTC_Type * base ) [inline], [static]`

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Returns

The status flags. This is the logical OR of members of the enumeration [rtc\\_status\\_flags\\_t](#)

**26.6.23** `static void RTC_ClearStatusFlags ( RTC_Type * base, uint32_t mask ) [inline], [static]`

## Parameters

|             |                                                                                                                  |
|-------------|------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                      |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">rtc_status_flags_t</a> |

**26.6.24** `static void RTC_EnableTimer ( RTC_Type * base, bool enable ) [inline], [static]`

After calling this function, the RTC inner counter increments once a second when only using the RTC seconds timer (1hz), while the RTC inner wake-up timer countdown once a millisecond when using RTC wake-up timer (1KHZ) at the same time. RTC timer contain two timers, one is the RTC normal seconds timer, the other one is the RTC wake-up timer, the RTC enable bit is the master switch for the whole RTC timer, so user can use the RTC seconds (1HZ) timer independly, but they can't use the RTC wake-up timer (1KHZ) independently.



Parameters

|               |                                                                                                                                                                    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                        |
| <i>enable</i> | Enable/Disable RTC Timer counter. <ul style="list-style-type: none"> <li>• true: Enable RTC Timer counter.</li> <li>• false: Disable RTC Timer counter.</li> </ul> |

### 26.6.25 static void RTC\_StartTimer ( RTC\_Type \* *base* ) [inline], [static]

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableTimer](#)

After calling this function, the timer counter increments once a second provided SR[TOF] or SR[TIF] are not set.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 26.6.26 static void RTC\_StopTimer ( RTC\_Type \* *base* ) [inline], [static]

**Deprecated** Do not use this function. It has been superseded by [RTC\\_EnableTimer](#)

RTC's seconds register can be written to only when the timer is stopped.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

### 26.6.27 static void RTC\_Reset ( RTC\_Type \* *base* ) [inline], [static]

This resets all RTC registers to their reset value. The bit is cleared by software explicitly clearing it.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Chapter 27

# Mailbox

### 27.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Mailbox module of MCUXpresso SDK devices.

The mailbox driver API provide:

- init/deinit: [MAILBOX\\_Init\(\)](#)/[MAILBOX\\_Deinit\(\)](#)
- read/write from/to mailbox register: [MAILBOX\\_SetValue\(\)](#)/[MAILBOX\\_GetValue\(\)](#)
- set/clear mailbox register bits: [MAILBOX\\_SetValueBits\(\)](#)/[MAILBOX\\_ClearValueBits\(\)](#)
- get/set mutex: [MAILBOX\\_GetMutex\(\)](#)/[MAILBOX\\_SetMutex\(\)](#)

### 27.2 Typical use case

**Example of code on primary core, which cause interrupt on secondary core by writing to mailbox register.**

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mailbox`

**Example of code on secondary core to handle interrupt from primary core.**

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mailbox`

**Example of code to get/set mutex.**

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mailbox`

### Files

- file [fsl\\_mailbox.h](#)

### Functions

- static uint32\_t [MAILBOX\\_GetMutex](#) (MAILBOX\_Type \*base)  
*Get MUTEX state and lock mutex.*
- static void [MAILBOX\\_SetMutex](#) (MAILBOX\_Type \*base)  
*Set MUTEX state.*

## Driver version

- #define `FSL_MAILBOX_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 1)`)  
*MAILBOX driver version 2.3.0.*

## MAILBOX initialization

CPU ID.

- static void `MAILBOX_Init` (`MAILBOX_Type *base`)  
*Initializes the MAILBOX module.*
- static void `MAILBOX_Deinit` (`MAILBOX_Type *base`)  
*De-initializes the MAILBOX module.*

## 27.3 Macro Definition Documentation

### 27.3.1 #define `FSL_MAILBOX_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 1)`)

## 27.4 Function Documentation

### 27.4.1 static void `MAILBOX_Init` ( `MAILBOX_Type * base` ) [`inline`], [`static`]

This function enables the MAILBOX clock only.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

### 27.4.2 static void `MAILBOX_Deinit` ( `MAILBOX_Type * base` ) [`inline`], [`static`]

This function disables the MAILBOX clock only.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

### 27.4.3 static uint32\_t `MAILBOX_GetMutex` ( `MAILBOX_Type * base` ) [`inline`], [`static`]

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

## Returns

See note

## Note

Returns '1' if the mutex was taken or '0' if another resources has the mutex locked. Once a mutex is taken, it can be returned with the [MAILBOX\\_SetMutex\(\)](#) function.

#### 27.4.4 static void MAILBOX\_SetMutex ( MAILBOX\_Type \* *base* ) [inline], [static]

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

## Note

Sets mutex state to '1' and allows other resources to get the mutex.

# Chapter 28

## MRT: Multi-Rate Timer

### 28.1 Overview

The MCUXpresso SDK provides a driver for the Multi-Rate Timer (MRT) of MCUXpresso SDK devices.

### 28.2 Function groups

The MRT driver supports operating the module as a time counter.

#### 28.2.1 Initialization and deinitialization

The function [MRT\\_Init\(\)](#) initializes the MRT with specified configurations. The function [MRT\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the MRT operating mode.

The function [MRT\\_Deinit\(\)](#) stops the MRT timers and disables the module clock.

#### 28.2.2 Timer period Operations

The function [MRT\\_UpdateTimerPeriod\(\)](#) is used to update the timer period in units of count. The new value is immediately loaded or will be loaded at the end of the current time interval.

The function [MRT\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value, in a range from 0 to a timer period.

The timer period operation functions takes the count value in ticks. The user can call the utility macros provided in `fsl_common.h` to convert to microseconds or milliseconds

#### 28.2.3 Start and Stop timer operations

The function [MRT\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer loads the period value, counts down to 0 and depending on the timer mode it either loads the respective start value again or stop. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

The function [MRT\\_StopTimer\(\)](#) stops the timer counting.

## 28.2.4 Get and release channel

These functions can be used to reserve and release a channel. The function [MRT\\_GetIdleChannel\(\)](#) finds the available channel. This function returns the lowest available channel number. The function [MRT\\_ReleaseChannel\(\)](#) release the channel when the timer is using the multi-task mode. In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use.

## 28.2.5 Status

Provides functions to get and clear the PIT status.

## 28.2.6 Interrupt

Provides functions to enable/disable PIT interrupts and get current enabled interrupts.

## 28.3 Typical use case

### 28.3.1 MRT tick example

Updates the MRT period and toggles an LED periodically. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mrt`

## Files

- file [fsl\\_mrt.h](#)

## Data Structures

- struct [\\_mrt\\_config](#)  
*MRT configuration structure. [More...](#)*

## Typedefs

- typedef enum [\\_mrt\\_chnl](#) [mrt\\_chnl\\_t](#)  
*List of MRT channels.*
- typedef enum [\\_mrt\\_timer\\_mode](#) [mrt\\_timer\\_mode\\_t](#)  
*List of MRT timer modes.*
- typedef enum [\\_mrt\\_interrupt\\_enable](#) [mrt\\_interrupt\\_enable\\_t](#)  
*List of MRT interrupts.*
- typedef enum [\\_mrt\\_status\\_flags](#) [mrt\\_status\\_flags\\_t](#)  
*List of MRT status flags.*
- typedef struct [\\_mrt\\_config](#) [mrt\\_config\\_t](#)  
*MRT configuration structure.*

## Enumerations

- enum `_mrt_chnl` {  
`kMRT_Channel_0` = 0U,  
`kMRT_Channel_1`,  
`kMRT_Channel_2`,  
`kMRT_Channel_3` }  
*List of MRT channels.*
- enum `_mrt_timer_mode` {  
`kMRT_RepeatMode` = (0 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
`kMRT_OneShotMode` = (1 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
`kMRT_OneShotStallMode` = (2 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT) }  
*List of MRT timer modes.*
- enum `_mrt_interrupt_enable` { `kMRT_TimerInterruptEnable` = MRT\_CHANNEL\_CTRL\_INTEN-  
`_MASK` }  
*List of MRT interrupts.*
- enum `_mrt_status_flags` {  
`kMRT_TimerInterruptFlag` = MRT\_CHANNEL\_STAT\_INTFLAG\_MASK,  
`kMRT_TimerRunFlag` = MRT\_CHANNEL\_STAT\_RUN\_MASK }  
*List of MRT status flags.*

## Driver version

- #define `FSL_MRT_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*Version 2.0.3.*

## Initialization and deinitialization

- void `MRT_Init` (`MRT_Type *base`, const `mrt_config_t *config`)  
*Un-gates the MRT clock and configures the peripheral for basic operation.*
- void `MRT_Deinit` (`MRT_Type *base`)  
*Gate the MRT clock.*
- static void `MRT_GetDefaultConfig` (`mrt_config_t *config`)  
*Fill in the MRT config struct with the default settings.*
- static void `MRT_SetupChannelMode` (`MRT_Type *base`, `mrt_chnl_t channel`, const `mrt_timer_-  
mode_t mode`)  
*Sets up an MRT channel mode.*

## Interrupt Interface

- static void `MRT_EnableInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t mask`)  
*Enables the MRT interrupt.*
- static void `MRT_DisableInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t mask`)  
*Disables the selected MRT interrupt.*
- static `uint32_t MRT_GetEnabledInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`)  
*Gets the enabled MRT interrupts.*

## Status Interface

- static `uint32_t MRT_GetStatusFlags` (`MRT_Type *base`, `mrt_chnl_t channel`)

*Gets the MRT status flags.*

- static void [MRT\\_ClearStatusFlags](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel, uint32\_t mask)  
*Clears the MRT status flags.*

## Read and Write the timer period

- void [MRT\\_UpdateTimerPeriod](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel, uint32\_t count, bool immediateLoad)  
*Used to update the timer period in units of count.*
- static uint32\_t [MRT\\_GetCurrentTimerCount](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void [MRT\\_StartTimer](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel, uint32\_t count)  
*Starts the timer counting.*
- static void [MRT\\_StopTimer](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Stops the timer counting.*

## Get & release channel

- static uint32\_t [MRT\\_GetIdleChannel](#) (MRT\_Type \*base)  
*Find the available channel.*
- static void [MRT\\_ReleaseChannel](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Release the channel when the timer is using the multi-task mode.*

## 28.4 Data Structure Documentation

### 28.4.1 struct \_mrt\_config

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the [MRT\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

### Data Fields

- bool [enableMultiTask](#)  
*true: Timers run in multi-task mode; false: Timers run in hardware status mode*

## 28.5 Typedef Documentation

### 28.5.1 typedef struct \_mrt\_config mrt\_config\_t

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the [MRT\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.



The config struct can be made const so it resides in flash

## 28.6 Enumeration Type Documentation

### 28.6.1 enum `_mrt_chnl`

Enumerator

*kMRT\_Channel\_0* MRT channel number 0.  
*kMRT\_Channel\_1* MRT channel number 1.  
*kMRT\_Channel\_2* MRT channel number 2.  
*kMRT\_Channel\_3* MRT channel number 3.

### 28.6.2 enum `_mrt_timer_mode`

Enumerator

*kMRT\_RepeatMode* Repeat Interrupt mode.  
*kMRT\_OneShotMode* One-shot Interrupt mode.  
*kMRT\_OneShotStallMode* One-shot stall mode.

### 28.6.3 enum `_mrt_interrupt_enable`

Enumerator

*kMRT\_TimerInterruptEnable* Timer interrupt enable.

### 28.6.4 enum `_mrt_status_flags`

Enumerator

*kMRT\_TimerInterruptFlag* Timer interrupt flag.  
*kMRT\_TimerRunFlag* Indicates state of the timer.

## 28.7 Function Documentation

### 28.7.1 void `MRT_Init ( MRT_Type * base, const mrt_config_t * config )`

Note

This API should be called at the beginning of the application using the MRT driver.

Parameters

|               |                                                                                                                      |
|---------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | Multi-Rate timer peripheral base address                                                                             |
| <i>config</i> | Pointer to user's MRT config structure. If MRT has MULTITASK bit field in MOD-CFG register, param config is useless. |

### 28.7.2 void MRT\_Deinit ( MRT\_Type \* *base* )

Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Multi-Rate timer peripheral base address |
|-------------|------------------------------------------|

### 28.7.3 static void MRT\_GetDefaultConfig ( mrt\_config\_t \* *config* ) [inline], [static]

The default values are:

```
* config->enableMultiTask = false;
*
```

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to user's MRT config structure. |
|---------------|-----------------------------------------|

### 28.7.4 static void MRT\_SetupChannelMode ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, const mrt\_timer\_mode\_t *mode* ) [inline], [static]

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Channel that is being configured.        |
| <i>mode</i>    | Timer mode to use for the channel.       |

### 28.7.5 static void MRT\_EnableInterrupts ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]

## Parameters

|                |                                                                                                                     |
|----------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                            |
| <i>channel</i> | Timer channel number                                                                                                |
| <i>mask</i>    | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a> |

**28.7.6** `static void MRT_DisableInterrupts ( MRT_Type * base, mrt_chnl_t channel, uint32_t mask ) [inline], [static]`

## Parameters

|                |                                                                                                                      |
|----------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                             |
| <i>channel</i> | Timer channel number                                                                                                 |
| <i>mask</i>    | The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a> |

**28.7.7** `static uint32_t MRT_GetEnabledInterrupts ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

## Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

## Returns

The enabled interrupts. This is the logical OR of members of the enumeration [mrt\\_interrupt\\_enable\\_t](#)

**28.7.8** `static uint32_t MRT_GetStatusFlags ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

## Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

## Returns

The status flags. This is the logical OR of members of the enumeration [mrt\\_status\\_flags\\_t](#)

### 28.7.9 static void MRT\_ClearStatusFlags ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *mask* ) [inline], [static]

## Parameters

|                |                                                                                                                  |
|----------------|------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                         |
| <i>channel</i> | Timer channel number                                                                                             |
| <i>mask</i>    | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">mrt_status_flags_t</a> |

### 28.7.10 void MRT\_UpdateTimerPeriod ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, uint32\_t *count*, bool *immediateLoad* )

The new value will be immediately loaded or will be loaded at the end of the current time interval. For one-shot interrupt mode the new value will be immediately loaded.

## Note

User can call the utility macros provided in `fsl_common.h` to convert to ticks

## Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

|                      |                                                                                                                              |
|----------------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>count</i>         | Timer period in units of ticks                                                                                               |
| <i>immediateLoad</i> | true: Load the new value immediately into the TIMER register; false: Load the new value at the end of current timer interval |

### 28.7.11 `static uint32_t MRT_GetCurrentTimerCount ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

This function returns the real-time timer counting value, in a range from 0 to a timer period.

Note

User can call the utility macros provided in `fsl_common.h` to convert ticks to usec or msec

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

Returns

Current timer counting value in ticks

### 28.7.12 `static void MRT_StartTimer ( MRT_Type * base, mrt_chnl_t channel, uint32_t count ) [inline], [static]`

After calling this function, timers load period value, counts down to 0 and depending on the timer mode it will either load the respective start value again or stop.

Note

User can call the utility macros provided in `fsl_common.h` to convert to ticks

Parameters

---

|                |                                                                                                       |
|----------------|-------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                              |
| <i>channel</i> | Timer channel number.                                                                                 |
| <i>count</i>   | Timer period in units of ticks. Count can contain the LOAD bit, which control the force load feature. |

### 28.7.13 `static void MRT_StopTimer ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

This function stops the timer from counting.

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number.                    |

### 28.7.14 `static uint32_t MRT_GetIdleChannel ( MRT_Type * base ) [inline], [static]`

This function returns the lowest available channel number.

Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Multi-Rate timer peripheral base address |
|-------------|------------------------------------------|

### 28.7.15 `static void MRT_ReleaseChannel ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use. The user can hold on to a channel acquired by calling [MRT\\_GetIdleChannel\(\)](#) for as long as it is needed and release it by calling this function. This removes the need to ask for an available channel for every use.

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number.                    |

# Chapter 29

## OSTIMER: OS Event Timer Driver

### 29.1 Overview

The MCUXpresso SDK provides a peripheral driver for the OSTIMER module of MCUXpresso SDK devices. OSTIMER driver is created to help user to operate the OSTIMER module. The OSTIMER timer can be used as a low power timer. The APIs can be used to enable the OSTIMER module, initialize it and set the match time, get the current timer count. And the raw value in OS timer register is gray-code type, so both decimal and gray-code format API were added for users. OSTIMER can be used as a wake up source from low power mode.

### 29.2 Function groups

The OSTIMER driver supports operating the module as a time counter.

#### 29.2.1 Initialization and deinitialization

The [OSTIMER\\_Init\(\)](#) function will initialize the OSTIMER and enable the clock for OSTIMER. The [OSTIMER\\_Deinit\(\)](#) function will shut down the bus clock of OSTIMER.

#### 29.2.2 OSTIMER status

The function [OSTIMER\\_GetStatusFlags\(\)](#) will get the current status flag of OSTIMER. The function [OSTIMER\\_ClearStatusFlag\(\)](#) will help clear the status flags.

#### 29.2.3 OSTIMER set match value

For OSTIMER, allow users set the match in two ways, set match value with raw data(gray code) and set the match value with common data(decimal format). [OSTIMER\\_SetMatchRawValue\(\)](#) is used with gray code and [OSTIMER\\_SetMatchValue\(\)](#) is used together with decimal data.

#### 29.2.4 OSTIMER get timer count

The OSTIMER driver allow users to get the timer count in two ways, getting the gray code value by using [OSTIMER\\_GetCaptureRawValue\(\)](#) and getting the decimal data by using [OSTIMER\\_GetCurrentTimerValue\(\)](#).



## 29.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ostimer/

### Files

- file [fsl\\_ostimer.h](#)

### Typedefs

- typedef void(\* [ostimer\\_callback\\_t](#))(void)  
*ostimer callback function.*

### Enumerations

- enum [\\_ostimer\\_flags](#) { [kOSTIMER\\_MatchInterruptFlag](#) = (OSTIMER\_OSEVENT\_CTRL\_OSTIMER\_INTRFLAG\_MASK) }  
*OSTIMER status flags.*

### Driver version

- #define [FSL\\_OSTIMER\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 2, 1))  
*OSTIMER driver version.*

### Initialization and deinitialization

- void [OSTIMER\\_Init](#) (OSTIMER\_Type \*base)  
*Initializes an OSTIMER by turning its bus clock on.*
- void [OSTIMER\\_Deinit](#) (OSTIMER\_Type \*base)  
*Deinitializes a OSTIMER instance.*
- uint64\_t [OSTIMER\\_GrayToDecimal](#) (uint64\_t gray)  
*Translate the value from gray-code to decimal.*
- static uint64\_t [OSTIMER\\_DecimalToGray](#) (uint64\_t dec)  
*Translate the value from decimal to gray-code.*
- uint32\_t [OSTIMER\\_GetStatusFlags](#) (OSTIMER\_Type \*base)  
*Get OSTIMER status Flags.*
- void [OSTIMER\\_ClearStatusFlags](#) (OSTIMER\_Type \*base, uint32\_t mask)  
*Clear Status Interrupt Flags.*
- [status\\_t](#) [OSTIMER\\_SetMatchRawValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match raw value for OSTIMER.*
- [status\\_t](#) [OSTIMER\\_SetMatchValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match value for OSTIMER.*
- static void [OSTIMER\\_SetMatchRegister](#) (OSTIMER\_Type \*base, uint64\_t value)  
*Set value to OSTIMER MATCH register directly.*
- static void [OSTIMER\\_EnableMatchInterrupt](#) (OSTIMER\_Type \*base)  
*Enable the OSTIMER counter match interrupt.*
- static void [OSTIMER\\_DisableMatchInterrupt](#) (OSTIMER\_Type \*base)  
*Disable the OSTIMER counter match interrupt.*

- static uint64\_t **OSTIMER\_GetCurrentTimerRawValue** (OSTIMER\_Type \*base)  
Get current timer raw count value from OSTIMER.
- uint64\_t **OSTIMER\_GetCurrentTimerValue** (OSTIMER\_Type \*base)  
Get current timer count value from OSTIMER.
- static uint64\_t **OSTIMER\_GetCaptureRawValue** (OSTIMER\_Type \*base)  
Get the capture value from OSTIMER.
- uint64\_t **OSTIMER\_GetCaptureValue** (OSTIMER\_Type \*base)  
Get the capture value from OSTIMER.
- void **OSTIMER\_HandleIRQ** (OSTIMER\_Type \*base, ostimer\_callback\_t cb)  
OS timer interrupt Service Handler.

## 29.4 Macro Definition Documentation

### 29.4.1 #define FSL\_OSTIMER\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 1))

## 29.5 Typedef Documentation

### 29.5.1 typedef void(\* ostimer\_callback\_t)(void)

## 29.6 Enumeration Type Documentation

### 29.6.1 enum \_ostimer\_flags

Enumerator

*kOSTIMER\_MatchInterruptFlag* Match interrupt flag bit, sets if the match value was reached.

## 29.7 Function Documentation

### 29.7.1 void OSTIMER\_Init ( OSTIMER\_Type \* base )

### 29.7.2 void OSTIMER\_Deinit ( OSTIMER\_Type \* base )

This function shuts down OSTIMER bus clock

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

### 29.7.3 uint64\_t OSTIMER\_GrayToDecimal ( uint64\_t gray )

## Parameters

|             |                       |
|-------------|-----------------------|
| <i>gray</i> | The gray value input. |
|-------------|-----------------------|

## Returns

The decimal value.

#### 29.7.4 `static uint64_t OSTIMER_DecimalToGray ( uint64_t dec ) [inline], [static]`

## Parameters

|            |                    |
|------------|--------------------|
| <i>dec</i> | The decimal value. |
|------------|--------------------|

## Returns

The gray code of the input value.

#### 29.7.5 `uint32_t OSTIMER_GetStatusFlags ( OSTIMER_Type * base )`

This returns the status flag. Currently, only match interrupt flag can be got.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

status register value

#### 29.7.6 `void OSTIMER_ClearStatusFlags ( OSTIMER_Type * base, uint32_t mask )`

This clears intrrupt status flag. Currently, only match interrupt flag can be cleared.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
| <i>mask</i> | Clear bit mask.                  |

## Returns

none

### 29.7.7 `status_t OSTIMER_SetMatchRawValue ( OSTIMER_Type * base, uint64_t count, ostimer_callback_t cb )`

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central EVTIMER. Please note that, the data format is gray-code, if decimal data was desired, please using [OSTIMER\\_SetMatchValue\(\)](#).

## Parameters

|              |                                                                                        |
|--------------|----------------------------------------------------------------------------------------|
| <i>base</i>  | OSTIMER peripheral base address.                                                       |
| <i>count</i> | OSTIMER timer match value.(Value is gray-code format)                                  |
| <i>cb</i>    | OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)). |

## Return values

|                        |                                                          |
|------------------------|----------------------------------------------------------|
| <i>kStatus_Success</i> | - Set match raw value and enable interrupt Successfully. |
| <i>kStatus_Fail</i>    | - Set match raw value fail.                              |

### 29.7.8 `status_t OSTIMER_SetMatchValue ( OSTIMER_Type * base, uint64_t count, ostimer_callback_t cb )`

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central OS TIMER.

## Parameters

\_\_\_\_\_

|              |                                                                                                                |
|--------------|----------------------------------------------------------------------------------------------------------------|
| <i>base</i>  | OSTIMER peripheral base address.                                                                               |
| <i>count</i> | OSTIMER timer match value.(Value is decimal format, and this value will be translate to Gray code internally.) |
| <i>cb</i>    | OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)).                         |

Return values

|                        |                                                      |
|------------------------|------------------------------------------------------|
| <i>kStatus_Success</i> | - Set match value and enable interrupt Successfully. |
| <i>kStatus_Fail</i>    | - Set match value fail.                              |

### 29.7.9 static void OSTIMER\_SetMatchRegister ( OSTIMER\_Type \* *base*, uint64\_t *value* ) [inline], [static]

This function writes the input value to OSTIMER MATCH register directly, it does not touch any other registers. Note that, the data format is gray-code. The function [OSTIMER\\_DecimalToGray](#) could convert decimal value to gray code.

Parameters

|              |                                                        |
|--------------|--------------------------------------------------------|
| <i>base</i>  | OSTIMER peripheral base address.                       |
| <i>value</i> | OSTIMER timer match value (Value is gray-code format). |

### 29.7.10 static void OSTIMER\_EnableMatchInterrupt ( OSTIMER\_Type \* *base* ) [inline], [static]

Enable the timer counter match interrupt. The interrupt happens when OSTIMER counter matches the value in MATCH registers.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

### 29.7.11 static void OSTIMER\_DisableMatchInterrupt ( OSTIMER\_Type \* *base* ) [inline], [static]

Disable the timer counter match interrupt. The interrupt happens when OSTIMER counter matches the value in MATCH registers.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

### 29.7.12 `static uint64_t OSTIMER_GetCurrentTimerRawValue ( OSTIMER_Type * base ) [inline], [static]`

This function will get a gray code type timer count value from OS timer register. The raw value of timer count is gray code format.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

Returns

Raw value of OSTIMER, gray code format.

### 29.7.13 `uint64_t OSTIMER_GetCurrentTimerValue ( OSTIMER_Type * base )`

This function will get a decimal timer count value. The RAW value of timer count is gray code format, will be translated to decimal data internally.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

Returns

Value of OSTIMER which will be formatted to decimal value.

### 29.7.14 `static uint64_t OSTIMER_GetCaptureRawValue ( OSTIMER_Type * base ) [inline], [static]`

This function will get a captured gray-code value from OSTIMER. The Raw value of timer capture is gray code format.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Raw value of capture register, data format is gray code.

### 29.7.15 uint64\_t OSTIMER\_GetCaptureValue ( OSTIMER\_Type \* *base* )

This function will get a capture decimal-value from OSTIMER. The RAW value of timer capture is gray code format, will be translated to decimal data internally.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Value of capture register, data format is decimal.

### 29.7.16 void OSTIMER\_HandleIRQ ( OSTIMER\_Type \* *base*, ostimer\_callback\_t *cb* )

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [OSTIMER\\_SetMatchValue\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

## Parameters

|             |                                                  |
|-------------|--------------------------------------------------|
| <i>base</i> | OS timer peripheral base address.                |
| <i>cb</i>   | callback scheduled for this instance of OS timer |

## Returns

none

## Chapter 30

# PINT: Pin Interrupt and Pattern Match Driver

### 30.1 Overview

The MCUXpresso SDK provides a driver for the Pin Interrupt and Pattern match (PINT).

It can configure one or more pins to generate a pin interrupt when the pin or pattern match conditions are met. The pins do not have to be configured as gpio pins however they must be connected to PINT via INPUTMUX. Only the pin interrupt or pattern match function can be active for interrupt generation. If the pin interrupt function is enabled then the pattern match function can be used for wakeup via RXEV.

### 30.2 Pin Interrupt and Pattern match Driver operation

[PINT\\_PinInterruptConfig\(\)](#) function configures the pins for pin interrupt.

[PINT\\_PatternMatchConfig\(\)](#) function configures the pins for pattern match.

#### 30.2.1 Pin Interrupt use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

#### 30.2.2 Pattern match use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

### Files

- file [fsl\\_pint.h](#)

### Typedefs

- typedef enum [\\_pint\\_pin\\_enable](#) [pint\\_pin\\_enable\\_t](#)  
*PINT Pin Interrupt enable type.*
- typedef enum [\\_pint\\_int](#) [pint\\_pin\\_int\\_t](#)  
*PINT Pin Interrupt type.*
- typedef enum [\\_pint\\_pmatch\\_input\\_src](#) [pint\\_pmatch\\_input\\_src\\_t](#)  
*PINT Pattern Match bit slice input source type.*
- typedef enum [\\_pint\\_pmatch\\_bslice](#) [pint\\_pmatch\\_bslice\\_t](#)  
*PINT Pattern Match bit slice type.*
- typedef enum [\\_pint\\_pmatch\\_bslice\\_cfg](#) [pint\\_pmatch\\_bslice\\_cfg\\_t](#)  
*PINT Pattern Match configuration type.*



- typedef void(\* [pint\\_cb\\_t](#))([pint\\_pin\\_int\\_t](#) pintr, uint32\_t pmatch\_status)  
*PINT Callback function.*

## Enumerations

- enum [\\_pint\\_pin\\_enable](#) {  
[kPINT\\_PinIntEnableNone](#) = 0U,  
[kPINT\\_PinIntEnableRiseEdge](#) = PINT\_PIN\_RISE\_EDGE,  
[kPINT\\_PinIntEnableFallEdge](#) = PINT\_PIN\_FALL\_EDGE,  
[kPINT\\_PinIntEnableBothEdges](#) = PINT\_PIN\_BOTH\_EDGE,  
[kPINT\\_PinIntEnableLowLevel](#) = PINT\_PIN\_LOW\_LEVEL,  
[kPINT\\_PinIntEnableHighLevel](#) = PINT\_PIN\_HIGH\_LEVEL }  
*PINT Pin Interrupt enable type.*
- enum [\\_pint\\_int](#) {  
[kPINT\\_PinInt0](#) = 0U,  
[kPINT\\_PinInt1](#) = 1U,  
[kPINT\\_PinInt2](#) = 2U,  
[kPINT\\_PinInt3](#) = 3U,  
[kPINT\\_PinInt4](#) = 4U,  
[kPINT\\_PinInt5](#) = 5U,  
[kPINT\\_PinInt6](#) = 6U,  
[kPINT\\_PinInt7](#) = 7U,  
[kPINT\\_SecPinInt0](#) = 0U,  
[kPINT\\_SecPinInt1](#) = 1U }  
*PINT Pin Interrupt type.*
- enum [\\_pint\\_pmatch\\_input\\_src](#) {  
[kPINT\\_PatternMatchInp0Src](#) = 0U,  
[kPINT\\_PatternMatchInp1Src](#) = 1U,  
[kPINT\\_PatternMatchInp2Src](#) = 2U,  
[kPINT\\_PatternMatchInp3Src](#) = 3U,  
[kPINT\\_PatternMatchInp4Src](#) = 4U,  
[kPINT\\_PatternMatchInp5Src](#) = 5U,  
[kPINT\\_PatternMatchInp6Src](#) = 6U,  
[kPINT\\_PatternMatchInp7Src](#) = 7U,  
[kPINT\\_SecPatternMatchInp0Src](#) = 0U,  
[kPINT\\_SecPatternMatchInp1Src](#) = 1U }  
*PINT Pattern Match bit slice input source type.*
- enum [\\_pint\\_pmatch\\_bslic](#) {

```

kPINT_PatternMatchBSlice0 = 0U,
kPINT_PatternMatchBSlice1 = 1U,
kPINT_PatternMatchBSlice2 = 2U,
kPINT_PatternMatchBSlice3 = 3U,
kPINT_PatternMatchBSlice4 = 4U,
kPINT_PatternMatchBSlice5 = 5U,
kPINT_PatternMatchBSlice6 = 6U,
kPINT_PatternMatchBSlice7 = 7U,
kPINT_SecPatternMatchBSlice0 = 0U,
kPINT_SecPatternMatchBSlice1 = 1U }

```

*PINT Pattern Match bit slice type.*

- enum `_pint_pmatch_bslice_cfg` {
 

```

kPINT_PatternMatchAlways = 0U,
kPINT_PatternMatchStickyRise = 1U,
kPINT_PatternMatchStickyFall = 2U,
kPINT_PatternMatchStickyBothEdges = 3U,
kPINT_PatternMatchHigh = 4U,
kPINT_PatternMatchLow = 5U,
kPINT_PatternMatchNever = 6U,
kPINT_PatternMatchBothEdges = 7U }

```

*PINT Pattern Match configuration type.*

## Functions

- void `PINT_Init` (`PINT_Type *base`)
 

*Initialize PINT peripheral.*
- void `PINT_PinInterruptConfig` (`PINT_Type *base`, `pint_pin_int_t intr`, `pint_pin_enable_t enable`, `pint_cb_t callback`)
 

*Configure PINT peripheral pin interrupt.*
- void `PINT_PinInterruptGetConfig` (`PINT_Type *base`, `pint_pin_int_t pintr`, `pint_pin_enable_t *enable`, `pint_cb_t *callback`)
 

*Get PINT peripheral pin interrupt configuration.*
- void `PINT_PinInterruptClrStatus` (`PINT_Type *base`, `pint_pin_int_t pintr`)
 

*Clear Selected pin interrupt status only when the pin was triggered by edge-sensitive.*
- static `uint32_t PINT_PinInterruptGetStatus` (`PINT_Type *base`, `pint_pin_int_t pintr`)
 

*Get Selected pin interrupt status.*
- void `PINT_PinInterruptClrStatusAll` (`PINT_Type *base`)
 

*Clear all pin interrupts status only when pins were triggered by edge-sensitive.*
- static `uint32_t PINT_PinInterruptGetStatusAll` (`PINT_Type *base`)
 

*Get all pin interrupts status.*
- static void `PINT_PinInterruptClrFallFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)
 

*Clear Selected pin interrupt fall flag.*
- static `uint32_t PINT_PinInterruptGetFallFlag` (`PINT_Type *base`, `pint_pin_int_t pintr`)
 

*Get selected pin interrupt fall flag.*
- static void `PINT_PinInterruptClrFallFlagAll` (`PINT_Type *base`)
 

*Clear all pin interrupt fall flags.*
- static `uint32_t PINT_PinInterruptGetFallFlagAll` (`PINT_Type *base`)
 

*Get all pin interrupt fall flags.*

- static void [PINT\\_PinInterruptClrRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt rise flag.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get selected pin interrupt rise flag.*
- static void [PINT\\_PinInterruptClrRiseFlagAll](#) (PINT\_Type \*base)  
*Clear all pin interrupt rise flags.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlagAll](#) (PINT\_Type \*base)  
*Get all pin interrupt rise flags.*
- void [PINT\\_PatternMatchConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Configure PINT pattern match.*
- void [PINT\\_PatternMatchGetConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Get PINT pattern match configuration.*
- static uint32\_t [PINT\\_PatternMatchGetStatus](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice)  
*Get pattern match bit slice status.*
- static uint32\_t [PINT\\_PatternMatchGetStatusAll](#) (PINT\_Type \*base)  
*Get status of all pattern match bit slices.*
- uint32\_t [PINT\\_PatternMatchResetDetectLogic](#) (PINT\_Type \*base)  
*Reset pattern match detection logic.*
- static void [PINT\\_PatternMatchEnable](#) (PINT\_Type \*base)  
*Enable pattern match function.*
- static void [PINT\\_PatternMatchDisable](#) (PINT\_Type \*base)  
*Disable pattern match function.*
- static void [PINT\\_PatternMatchEnableRXEV](#) (PINT\_Type \*base)  
*Enable RXEV output.*
- static void [PINT\\_PatternMatchDisableRXEV](#) (PINT\_Type \*base)  
*Disable RXEV output.*
- void [PINT\\_EnableCallback](#) (PINT\_Type \*base)  
*Enable callback.*
- void [PINT\\_DisableCallback](#) (PINT\_Type \*base)  
*Disable callback.*
- void [PINT\\_Deinit](#) (PINT\_Type \*base)  
*Deinitialize PINT peripheral.*
- void [PINT\\_EnableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)  
*enable callback by pin index.*
- void [PINT\\_DisableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)  
*disable callback by pin index.*

## Driver version

- #define [FSL\\_PINT\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 12))

## 30.3 Typedef Documentation

### 30.3.1 typedef void(\* pint\_cb\_t)(pint\_pin\_int\_t pintr, uint32\_t pmatch\_status)

## 30.4 Enumeration Type Documentation

### 30.4.1 enum \_pint\_pin\_enable

Enumerator

- kPINT\_PinIntEnableNone* Do not generate Pin Interrupt.
- kPINT\_PinIntEnableRiseEdge* Generate Pin Interrupt on rising edge.
- kPINT\_PinIntEnableFallingEdge* Generate Pin Interrupt on falling edge.
- kPINT\_PinIntEnableBothEdges* Generate Pin Interrupt on both edges.
- kPINT\_PinIntEnableLowLevel* Generate Pin Interrupt on low level.
- kPINT\_PinIntEnableHighLevel* Generate Pin Interrupt on high level.

### 30.4.2 enum \_pint\_int

Enumerator

- kPINT\_PinInt0* Pin Interrupt 0.
- kPINT\_PinInt1* Pin Interrupt 1.
- kPINT\_PinInt2* Pin Interrupt 2.
- kPINT\_PinInt3* Pin Interrupt 3.
- kPINT\_PinInt4* Pin Interrupt 4.
- kPINT\_PinInt5* Pin Interrupt 5.
- kPINT\_PinInt6* Pin Interrupt 6.
- kPINT\_PinInt7* Pin Interrupt 7.
- kPINT\_SecPinInt0* Secure Pin Interrupt 0.
- kPINT\_SecPinInt1* Secure Pin Interrupt 1.

### 30.4.3 enum \_pint\_pmatch\_input\_src

Enumerator

- kPINT\_PatternMatchInp0Src* Input source 0.
- kPINT\_PatternMatchInp1Src* Input source 1.
- kPINT\_PatternMatchInp2Src* Input source 2.
- kPINT\_PatternMatchInp3Src* Input source 3.
- kPINT\_PatternMatchInp4Src* Input source 4.
- kPINT\_PatternMatchInp5Src* Input source 5.
- kPINT\_PatternMatchInp6Src* Input source 6.
- kPINT\_PatternMatchInp7Src* Input source 7.
- kPINT\_SecPatternMatchInp0Src* Input source 0.
- kPINT\_SecPatternMatchInp1Src* Input source 1.

### 30.4.4 enum \_pint\_pmatch\_bslice

Enumerator

*kPINT\_PatternMatchBSlice0* Bit slice 0.  
*kPINT\_PatternMatchBSlice1* Bit slice 1.  
*kPINT\_PatternMatchBSlice2* Bit slice 2.  
*kPINT\_PatternMatchBSlice3* Bit slice 3.  
*kPINT\_PatternMatchBSlice4* Bit slice 4.  
*kPINT\_PatternMatchBSlice5* Bit slice 5.  
*kPINT\_PatternMatchBSlice6* Bit slice 6.  
*kPINT\_PatternMatchBSlice7* Bit slice 7.  
*kPINT\_SecPatternMatchBSlice0* Bit slice 0.  
*kPINT\_SecPatternMatchBSlice1* Bit slice 1.

### 30.4.5 enum \_pint\_pmatch\_bslice\_cfg

Enumerator

*kPINT\_PatternMatchAlways* Always Contributes to product term match.  
*kPINT\_PatternMatchStickyRise* Sticky Rising edge.  
*kPINT\_PatternMatchStickyFall* Sticky Falling edge.  
*kPINT\_PatternMatchStickyBothEdges* Sticky Rising or Falling edge.  
*kPINT\_PatternMatchHigh* High level.  
*kPINT\_PatternMatchLow* Low level.  
*kPINT\_PatternMatchNever* Never contributes to product term match.  
*kPINT\_PatternMatchBothEdges* Either rising or falling edge.

## 30.5 Function Documentation

### 30.5.1 void PINT\_Init ( PINT\_Type \* *base* )

This function initializes the PINT peripheral and enables the clock.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

---

|              |
|--------------|
| <i>None.</i> |
|--------------|

### 30.5.2 void PINT\_PinInterruptConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *intr*, pint\_pin\_enable\_t *enable*, pint\_cb\_t *callback* )

This function configures a given pin interrupt.

Parameters

|                 |                                      |
|-----------------|--------------------------------------|
| <i>base</i>     | Base address of the PINT peripheral. |
| <i>intr</i>     | Pin interrupt.                       |
| <i>enable</i>   | Selects detection logic.             |
| <i>callback</i> | Callback.                            |

Return values

|              |
|--------------|
| <i>None.</i> |
|--------------|

### 30.5.3 void PINT\_PinInterruptGetConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr*, pint\_pin\_enable\_t \* *enable*, pint\_cb\_t \* *callback* )

This function returns the configuration of a given pin interrupt.

Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | Base address of the PINT peripheral.  |
| <i>pintr</i>    | Pin interrupt.                        |
| <i>enable</i>   | Pointer to store the detection logic. |
| <i>callback</i> | Callback.                             |

Return values

|              |
|--------------|
| <i>None.</i> |
|--------------|

### 30.5.4 void PINT\_PinInterruptClrStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* )

This function clears the selected pin interrupt status.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.5 static uint32\_t PINT\_PinInterruptGetStatus ( PINT\_Type \* *base*, pintr\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt status.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>status</i> | = 0 No pin interrupt request. = 1 Selected Pin interrupt request active. |
|---------------|--------------------------------------------------------------------------|

### 30.5.6 void PINT\_PinInterruptClrStatusAll ( PINT\_Type \* *base* )

This function clears the status of all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.7 static uint32\_t PINT\_PinInterruptGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the status of all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|               |                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the status of corresponding pin interrupt. = 0 No pin interrupt request. = 1 Pin interrupt request active. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|

### 30.5.8 static void PINT\_PinInterruptClrFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function clears the selected pin interrupt fall flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.9 static uint32\_t PINT\_PinInterruptGetFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt fall flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|             |                                                                             |
|-------------|-----------------------------------------------------------------------------|
| <i>flag</i> | = 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|-------------|-----------------------------------------------------------------------------|



**30.5.10** `static void PINT_PinInterruptClrFallFlagAll ( PINT_Type * base )`  
`[inline], [static]`

This function clears the fall flag for all pin interrupts.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**30.5.11 static uint32\_t PINT\_PinInterruptGetFallFlagAll ( PINT\_Type \* *base* )  
[inline], [static]**

This function returns the fall flag of all pin interrupts.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |                                                                                                                                                                      |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**30.5.12 static void PINT\_PinInterruptClrRiseFlag ( PINT\_Type \* *base*,  
pint\_pin\_int\_t *pintr* ) [inline], [static]**

This function clears the selected pin interrupt rise flag.

Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**30.5.13** `static uint32_t PINT_PinInterruptGetRiseFlag ( PINT_Type * base,  
pint_pin_int_t pintr ) [inline], [static]`

This function returns the selected pin interrupt rise flag.

## Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

## Return values

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>flag</i> | = 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|-------------|---------------------------------------------------------------------------|

### 30.5.14 static void PINT\_PinInterruptClrRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function clears the rise flag for all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.15 static uint32\_t PINT\_PinInterruptGetRiseFlagAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the rise flag of all pin interrupts.

## Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

## Return values

|              |                                                                                                                                                                   |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**30.5.16 void PINT\_PatternMatchConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )**

This function configures a given pattern match bit slice.

## Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.17 void PINT\_PatternMatchGetConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function returns the configuration of a given pattern match bit slice.

## Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.18 static uint32\_t PINT\_PatternMatchGetStatus ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice* ) [inline], [static]

This function returns the status of selected bit slice.

## Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |

## Return values

---

|               |                                                               |
|---------------|---------------------------------------------------------------|
| <i>status</i> | = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|---------------------------------------------------------------|

### 30.5.19 static uint32\_t PINT\_PatternMatchGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]

This function returns the status of all bit slices.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|               |                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|

### 30.5.20 uint32\_t PINT\_PatternMatchResetDetectLogic ( PINT\_Type \* *base* )

This function resets the pattern match detection logic if any of the product term is matching.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|                 |                                                                                                                              |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>pmstatus</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected. |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|

### 30.5.21 static void PINT\_PatternMatchEnable ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match function.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.22 static void PINT\_PatternMatchDisable ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match function.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.23 static void PINT\_PatternMatchEnableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match RXEV output.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.24 static void PINT\_PatternMatchDisableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match RXEV output.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|



Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.25 void PINT\_EnableCallback ( PINT\_Type \* *base* )

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.26 void PINT\_DisableCallback ( PINT\_Type \* *base* )

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | Base address of the peripheral. |
|-------------|---------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.27 void PINT\_Deinit ( PINT\_Type \* *base* )

This function disables the PINT clock.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.28 void PINT\_EnableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintIdx* )

This function enables callback by pin index instead of enabling all pins.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | Base address of the peripheral. |
| <i>pintIdx</i> | pin index.                      |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 30.5.29 void PINT\_DisableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintIdx* )

This function disables callback by pin index instead of disabling all pins.

Parameters

|                |                                 |
|----------------|---------------------------------|
| <i>base</i>    | Base address of the peripheral. |
| <i>pintIdx</i> | pin index.                      |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

## Chapter 31

# PLU: Programmable Logic Unit

### 31.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Programmable Logic Unit module of MCU-Xpresso SDK devices.

### 31.2 Function groups

The PLU driver supports the creation of small combinatorial and/or sequential logic networks including simple state machines.

#### 31.2.1 Initialization and de-initialization

The function [PLU\\_Init\(\)](#) enables the PLU clock and reset the module.

The function [PIT\\_Deinit\(\)](#) gates the PLU clock.

#### 31.2.2 Set input/output source and Truth Table

The function [PLU\\_SetLutInputSource\(\)](#) sets the input source for the LUT element.

The function [PLU\\_SetOutputSource\(\)](#) sets output source of the PLU module.

The function [PLU\\_SetLutTruthTable\(\)](#) sets the truth table for the LUT element.

#### 31.2.3 Read current Output State

The function [PLU\\_ReadOutputState\(\)](#) reads the current state of the 8 designated PLU Outputs.

#### 31.2.4 Wake-up/Interrupt Control

The function [PLU\\_EnableWakeIntRequest\(\)](#) enables the wake-up/interrupt request on a PLU output pin with a optional configuration to eliminate the glitches. The function [PLU\\_GetDefaultWakeIntConfig\(\)](#) gets the default configuration which can be used in a case with a given PLU\_CLKIN.

The function [PLU\\_LatchInterrupt\(\)](#) latches the interrupt and it can be cleared by function [PLU\\_ClearLatchedInterrupt\(\)](#).

## 31.3 Typical use case

### 31.3.1 PLU combination example

Create a simple combinatorial logic network to control the LED. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/plu/combination`

#### Data Structures

- struct `_plu_wakeint_config`  
*Wake configuration. [More...](#)*

#### Typedefs

- typedef enum `_plu_lut_index plu_lut_index_t`  
*Index of LUT.*
- typedef enum `_plu_lut_in_index plu_lut_in_index_t`  
*Inputs of LUT.*
- typedef enum `_plu_lut_input_source plu_lut_input_source_t`  
*Available sources of LUT input.*
- typedef enum `_plu_output_index plu_output_index_t`  
*PLU output multiplexer registers.*
- typedef enum `_plu_output_source plu_output_source_t`  
*Available sources of PLU output.*
- typedef enum  
`_plu_wakeint_filter_mode plu_wakeint_filter_mode_t`  
*Control input of the PLU, add filtering for glitch.*
- typedef enum  
`_plu_wakeint_filter_clock_source plu_wakeint_filter_clock_source_t`  
*Clock source for filter mode.*
- typedef struct `_plu_wakeint_config plu_wakeint_config_t`  
*Wake configuration.*

## Enumerations

- enum `_plu_lut_index` {
  - `kPLU_LUT_0` = 0U,
  - `kPLU_LUT_1` = 1U,
  - `kPLU_LUT_2` = 2U,
  - `kPLU_LUT_3` = 3U,
  - `kPLU_LUT_4` = 4U,
  - `kPLU_LUT_5` = 5U,
  - `kPLU_LUT_6` = 6U,
  - `kPLU_LUT_7` = 7U,
  - `kPLU_LUT_8` = 8U,
  - `kPLU_LUT_9` = 9U,
  - `kPLU_LUT_10` = 10U,
  - `kPLU_LUT_11` = 11U,
  - `kPLU_LUT_12` = 12U,
  - `kPLU_LUT_13` = 13U,
  - `kPLU_LUT_14` = 14U,
  - `kPLU_LUT_15` = 15U,
  - `kPLU_LUT_16` = 16U,
  - `kPLU_LUT_17` = 17U,
  - `kPLU_LUT_18` = 18U,
  - `kPLU_LUT_19` = 19U,
  - `kPLU_LUT_20` = 20U,
  - `kPLU_LUT_21` = 21U,
  - `kPLU_LUT_22` = 22U,
  - `kPLU_LUT_23` = 23U,
  - `kPLU_LUT_24` = 24U,
  - `kPLU_LUT_25` = 25U }

*Index of LUT.*
- enum `_plu_lut_in_index` {
  - `kPLU_LUT_IN_0` = 0U,
  - `kPLU_LUT_IN_1` = 1U,
  - `kPLU_LUT_IN_2` = 2U,
  - `kPLU_LUT_IN_3` = 3U,
  - `kPLU_LUT_IN_4` = 4U }

*Inputs of LUT.*
- enum `_plu_lut_input_source` {

```

kPLU_LUT_IN_SRC_PLU_IN_0 = 0U,
kPLU_LUT_IN_SRC_PLU_IN_1 = 1U,
kPLU_LUT_IN_SRC_PLU_IN_2 = 2U,
kPLU_LUT_IN_SRC_PLU_IN_3 = 3U,
kPLU_LUT_IN_SRC_PLU_IN_4 = 4U,
kPLU_LUT_IN_SRC_PLU_IN_5 = 5U,
kPLU_LUT_IN_SRC_LUT_OUT_0 = 6U,
kPLU_LUT_IN_SRC_LUT_OUT_1 = 7U,
kPLU_LUT_IN_SRC_LUT_OUT_2 = 8U,
kPLU_LUT_IN_SRC_LUT_OUT_3 = 9U,
kPLU_LUT_IN_SRC_LUT_OUT_4 = 10U,
kPLU_LUT_IN_SRC_LUT_OUT_5 = 11U,
kPLU_LUT_IN_SRC_LUT_OUT_6 = 12U,
kPLU_LUT_IN_SRC_LUT_OUT_7 = 13U,
kPLU_LUT_IN_SRC_LUT_OUT_8 = 14U,
kPLU_LUT_IN_SRC_LUT_OUT_9 = 15U,
kPLU_LUT_IN_SRC_LUT_OUT_10 = 16U,
kPLU_LUT_IN_SRC_LUT_OUT_11 = 17U,
kPLU_LUT_IN_SRC_LUT_OUT_12 = 18U,
kPLU_LUT_IN_SRC_LUT_OUT_13 = 19U,
kPLU_LUT_IN_SRC_LUT_OUT_14 = 20U,
kPLU_LUT_IN_SRC_LUT_OUT_15 = 21U,
kPLU_LUT_IN_SRC_LUT_OUT_16 = 22U,
kPLU_LUT_IN_SRC_LUT_OUT_17 = 23U,
kPLU_LUT_IN_SRC_LUT_OUT_18 = 24U,
kPLU_LUT_IN_SRC_LUT_OUT_19 = 25U,
kPLU_LUT_IN_SRC_LUT_OUT_20 = 26U,
kPLU_LUT_IN_SRC_LUT_OUT_21 = 27U,
kPLU_LUT_IN_SRC_LUT_OUT_22 = 28U,
kPLU_LUT_IN_SRC_LUT_OUT_23 = 29U,
kPLU_LUT_IN_SRC_LUT_OUT_24 = 30U,
kPLU_LUT_IN_SRC_LUT_OUT_25 = 31U,
kPLU_LUT_IN_SRC_FLIPFLOP_0 = 32U,
kPLU_LUT_IN_SRC_FLIPFLOP_1 = 33U,
kPLU_LUT_IN_SRC_FLIPFLOP_2 = 34U,
kPLU_LUT_IN_SRC_FLIPFLOP_3 = 35U }

```

*Available sources of LUT input.*

- enum `_plu_output_index` {
 

```

kPLU_OUTPUT_0 = 0U,
kPLU_OUTPUT_1 = 1U,
kPLU_OUTPUT_2 = 2U,
kPLU_OUTPUT_3 = 3U,
kPLU_OUTPUT_4 = 4U,
kPLU_OUTPUT_5 = 5U,
kPLU_OUTPUT_6 = 6U,

```

```
kPLU_OUTPUT_7 = 7U }
```

*PLU output multiplexer registers.*

- enum `_plu_output_source` {
  - kPLU\_OUT\_SRC\_LUT\_0 = 0U,
  - kPLU\_OUT\_SRC\_LUT\_1 = 1U,
  - kPLU\_OUT\_SRC\_LUT\_2 = 2U,
  - kPLU\_OUT\_SRC\_LUT\_3 = 3U,
  - kPLU\_OUT\_SRC\_LUT\_4 = 4U,
  - kPLU\_OUT\_SRC\_LUT\_5 = 5U,
  - kPLU\_OUT\_SRC\_LUT\_6 = 6U,
  - kPLU\_OUT\_SRC\_LUT\_7 = 7U,
  - kPLU\_OUT\_SRC\_LUT\_8 = 8U,
  - kPLU\_OUT\_SRC\_LUT\_9 = 9U,
  - kPLU\_OUT\_SRC\_LUT\_10 = 10U,
  - kPLU\_OUT\_SRC\_LUT\_11 = 11U,
  - kPLU\_OUT\_SRC\_LUT\_12 = 12U,
  - kPLU\_OUT\_SRC\_LUT\_13 = 13U,
  - kPLU\_OUT\_SRC\_LUT\_14 = 14U,
  - kPLU\_OUT\_SRC\_LUT\_15 = 15U,
  - kPLU\_OUT\_SRC\_LUT\_16 = 16U,
  - kPLU\_OUT\_SRC\_LUT\_17 = 17U,
  - kPLU\_OUT\_SRC\_LUT\_18 = 18U,
  - kPLU\_OUT\_SRC\_LUT\_19 = 19U,
  - kPLU\_OUT\_SRC\_LUT\_20 = 20U,
  - kPLU\_OUT\_SRC\_LUT\_21 = 21U,
  - kPLU\_OUT\_SRC\_LUT\_22 = 22U,
  - kPLU\_OUT\_SRC\_LUT\_23 = 23U,
  - kPLU\_OUT\_SRC\_LUT\_24 = 24U,
  - kPLU\_OUT\_SRC\_LUT\_25 = 25U,
  - kPLU\_OUT\_SRC\_FLIPFLOP\_0 = 26U,
  - kPLU\_OUT\_SRC\_FLIPFLOP\_1 = 27U,
  - kPLU\_OUT\_SRC\_FLIPFLOP\_2 = 28U,
  - kPLU\_OUT\_SRC\_FLIPFLOP\_3 = 29U }

*Available sources of PLU output.*

- enum `_plu_interrupt_mask` {
  - kPLU\_OUTPUT\_0\_INTERRUPT\_MASK = 1 << 0,
  - kPLU\_OUTPUT\_1\_INTERRUPT\_MASK = 1 << 1,
  - kPLU\_OUTPUT\_2\_INTERRUPT\_MASK = 1 << 2,
  - kPLU\_OUTPUT\_3\_INTERRUPT\_MASK = 1 << 3,
  - kPLU\_OUTPUT\_4\_INTERRUPT\_MASK = 1 << 4,
  - kPLU\_OUTPUT\_5\_INTERRUPT\_MASK = 1 << 5,
  - kPLU\_OUTPUT\_6\_INTERRUPT\_MASK = 1 << 6,
  - kPLU\_OUTPUT\_7\_INTERRUPT\_MASK = 1 << 7 }

*The enumerator of PLU Interrupt.*

- enum `_plu_wakeint_filter_mode` {

```
kPLU_WAKEINT_FILTER_MODE_BYPASS = 0U,
kPLU_WAKEINT_FILTER_MODE_1_CLK_PERIOD = 1U,
kPLU_WAKEINT_FILTER_MODE_2_CLK_PERIOD = 2U,
kPLU_WAKEINT_FILTER_MODE_3_CLK_PERIOD = 3U }
```

*Control input of the PLU, add filtering for glitch.*

- enum `_plu_wakeint_filter_clock_source` {

```
kPLU_WAKEINT_FILTER_CLK_SRC_1MHZ_LPOSC = 0U,
kPLU_WAKEINT_FILTER_CLK_SRC_12MHZ_FRO = 1U,
kPLU_WAKEINT_FILTER_CLK_SRC_ALT = 2U }
```

*Clock source for filter mode.*

## Driver version

- #define `FSL_PLU_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 1)`)  
*Version 2.2.1.*

## Initialization and deinitialization

- void `PLU_Init` (`PLU_Type *base`)  
*Enable the PLU clock and reset the module.*
- void `PLU_Deinit` (`PLU_Type *base`)  
*Gate the PLU clock.*

## Set input/output source and Truth Table

- static void `PLU_SetLutInputSource` (`PLU_Type *base`, `plu_lut_index_t` lutIndex, `plu_lut_in_index_t` lutInIndex, `plu_lut_input_source_t` inputSrc)  
*Set Input source of LUT.*
- static void `PLU_SetOutputSource` (`PLU_Type *base`, `plu_output_index_t` outputIndex, `plu_output_source_t` outputSrc)  
*Set Output source of PLU.*
- static void `PLU_SetLutTruthTable` (`PLU_Type *base`, `plu_lut_index_t` lutIndex, `uint32_t` truthTable)  
*Set Truth Table of LUT.*

## Read current Output State

- static `uint32_t` `PLU_ReadOutputState` (`PLU_Type *base`)  
*Read the current state of the 8 designated PLU Outputs.*

## Wake-up/Interrupt Control

- void `PLU_GetDefaultWakeIntConfig` (`plu_wakeint_config_t *config`)  
*Gets an available pre-defined settings for wakeup/interrupt control.*
- void `PLU_EnableWakeIntRequest` (`PLU_Type *base`, `uint32_t` interruptMask, const `plu_wakeint_config_t *config`)  
*Enable PLU outputs wakeup/interrupt request.*
- static void `PLU_LatchInterrupt` (`PLU_Type *base`)  
*Latch an interrupt.*



- void [PLU\\_ClearLatchedInterrupt](#) (PLU\_Type \*base)  
*Clear the latched interrupt.*

## 31.4 Data Structure Documentation

### 31.4.1 struct [\\_plu\\_wakeint\\_config](#)

#### Data Fields

- [plu\\_wakeint\\_filter\\_mode\\_t](#) filterMode  
*Filter Mode.*
- [plu\\_wakeint\\_filter\\_clock\\_source\\_t](#) clockSource  
*The clock source for filter mode.*

#### Field Documentation

- (1) [plu\\_wakeint\\_filter\\_mode\\_t](#) [\\_plu\\_wakeint\\_config::filterMode](#)
- (2) [plu\\_wakeint\\_filter\\_clock\\_source\\_t](#) [\\_plu\\_wakeint\\_config::clockSource](#)

## 31.5 Typedef Documentation

### 31.5.1 typedef enum [\\_plu\\_lut\\_in\\_index](#) [plu\\_lut\\_in\\_index\\_t](#)

5 input present for each LUT.

### 31.5.2 typedef enum [\\_plu\\_wakeint\\_filter\\_mode](#) [plu\\_wakeint\\_filter\\_mode\\_t](#)

### 31.5.3 typedef enum [\\_plu\\_wakeint\\_filter\\_clock\\_source](#) [plu\\_wakeint\\_filter\\_clock\\_source\\_t](#)

### 31.5.4 typedef struct [\\_plu\\_wakeint\\_config](#) [plu\\_wakeint\\_config\\_t](#)

## 31.6 Enumeration Type Documentation

### 31.6.1 enum [\\_plu\\_lut\\_index](#)

Enumerator

- [kPLU\\_LUT\\_0](#) 5-input Look-up Table 0
- [kPLU\\_LUT\\_1](#) 5-input Look-up Table 1
- [kPLU\\_LUT\\_2](#) 5-input Look-up Table 2
- [kPLU\\_LUT\\_3](#) 5-input Look-up Table 3
- [kPLU\\_LUT\\_4](#) 5-input Look-up Table 4
- [kPLU\\_LUT\\_5](#) 5-input Look-up Table 5
- [kPLU\\_LUT\\_6](#) 5-input Look-up Table 6

*kPLU\_LUT\_7* 5-input Look-up Table 7  
*kPLU\_LUT\_8* 5-input Look-up Table 8  
*kPLU\_LUT\_9* 5-input Look-up Table 9  
*kPLU\_LUT\_10* 5-input Look-up Table 10  
*kPLU\_LUT\_11* 5-input Look-up Table 11  
*kPLU\_LUT\_12* 5-input Look-up Table 12  
*kPLU\_LUT\_13* 5-input Look-up Table 13  
*kPLU\_LUT\_14* 5-input Look-up Table 14  
*kPLU\_LUT\_15* 5-input Look-up Table 15  
*kPLU\_LUT\_16* 5-input Look-up Table 16  
*kPLU\_LUT\_17* 5-input Look-up Table 17  
*kPLU\_LUT\_18* 5-input Look-up Table 18  
*kPLU\_LUT\_19* 5-input Look-up Table 19  
*kPLU\_LUT\_20* 5-input Look-up Table 20  
*kPLU\_LUT\_21* 5-input Look-up Table 21  
*kPLU\_LUT\_22* 5-input Look-up Table 22  
*kPLU\_LUT\_23* 5-input Look-up Table 23  
*kPLU\_LUT\_24* 5-input Look-up Table 24  
*kPLU\_LUT\_25* 5-input Look-up Table 25

### 31.6.2 enum \_plu\_lut\_in\_index

5 input present for each LUT.

Enumerator

*kPLU\_LUT\_IN\_0* LUT input 0.  
*kPLU\_LUT\_IN\_1* LUT input 1.  
*kPLU\_LUT\_IN\_2* LUT input 2.  
*kPLU\_LUT\_IN\_3* LUT input 3.  
*kPLU\_LUT\_IN\_4* LUT input 4.

### 31.6.3 enum \_plu\_lut\_input\_source

Enumerator

*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_0* Select PLU input 0 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_1* Select PLU input 1 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_2* Select PLU input 2 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_3* Select PLU input 3 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_4* Select PLU input 4 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_PLU\_IN\_5* Select PLU input 5 to be connected to LUTn Input x.  
*kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_0* Select LUT output 0 to be connected to LUTn Input x.

|                                   |                                                            |
|-----------------------------------|------------------------------------------------------------|
| <i>kPLU_LUT_IN_SRC_LUT_OUT_1</i>  | Select LUT output 1 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_2</i>  | Select LUT output 2 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_3</i>  | Select LUT output 3 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_4</i>  | Select LUT output 4 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_5</i>  | Select LUT output 5 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_6</i>  | Select LUT output 6 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_7</i>  | Select LUT output 7 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_8</i>  | Select LUT output 8 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_9</i>  | Select LUT output 9 to be connected to LUTn Input x.       |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_10</i> | Select LUT output 10 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_11</i> | Select LUT output 11 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_12</i> | Select LUT output 12 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_13</i> | Select LUT output 13 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_14</i> | Select LUT output 14 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_15</i> | Select LUT output 15 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_16</i> | Select LUT output 16 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_17</i> | Select LUT output 17 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_18</i> | Select LUT output 18 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_19</i> | Select LUT output 19 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_20</i> | Select LUT output 20 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_21</i> | Select LUT output 21 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_22</i> | Select LUT output 22 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_23</i> | Select LUT output 23 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_24</i> | Select LUT output 24 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_LUT_OUT_25</i> | Select LUT output 25 to be connected to LUTn Input x.      |
| <i>kPLU_LUT_IN_SRC_FLIPFLOP_0</i> | Select Flip-Flops state 0 to be connected to LUTn Input x. |
| <i>kPLU_LUT_IN_SRC_FLIPFLOP_1</i> | Select Flip-Flops state 1 to be connected to LUTn Input x. |
| <i>kPLU_LUT_IN_SRC_FLIPFLOP_2</i> | Select Flip-Flops state 2 to be connected to LUTn Input x. |
| <i>kPLU_LUT_IN_SRC_FLIPFLOP_3</i> | Select Flip-Flops state 3 to be connected to LUTn Input x. |

### 31.6.4 enum\_plu\_output\_index

Enumerator

|                      |               |
|----------------------|---------------|
| <i>kPLU_OUTPUT_0</i> | PLU OUTPUT 0. |
| <i>kPLU_OUTPUT_1</i> | PLU OUTPUT 1. |
| <i>kPLU_OUTPUT_2</i> | PLU OUTPUT 2. |
| <i>kPLU_OUTPUT_3</i> | PLU OUTPUT 3. |
| <i>kPLU_OUTPUT_4</i> | PLU OUTPUT 4. |
| <i>kPLU_OUTPUT_5</i> | PLU OUTPUT 5. |
| <i>kPLU_OUTPUT_6</i> | PLU OUTPUT 6. |
| <i>kPLU_OUTPUT_7</i> | PLU OUTPUT 7. |

### 31.6.5 enum \_plu\_output\_source

Enumerator

|                                |                                                           |
|--------------------------------|-----------------------------------------------------------|
| <i>kPLU_OUT_SRC_LUT_0</i>      | Select LUT0 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_1</i>      | Select LUT1 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_2</i>      | Select LUT2 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_3</i>      | Select LUT3 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_4</i>      | Select LUT4 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_5</i>      | Select LUT5 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_6</i>      | Select LUT6 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_7</i>      | Select LUT7 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_8</i>      | Select LUT8 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_9</i>      | Select LUT9 output to be connected to PLU output.         |
| <i>kPLU_OUT_SRC_LUT_10</i>     | Select LUT10 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_11</i>     | Select LUT11 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_12</i>     | Select LUT12 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_13</i>     | Select LUT13 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_14</i>     | Select LUT14 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_15</i>     | Select LUT15 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_16</i>     | Select LUT16 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_17</i>     | Select LUT17 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_18</i>     | Select LUT18 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_19</i>     | Select LUT19 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_20</i>     | Select LUT20 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_21</i>     | Select LUT21 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_22</i>     | Select LUT22 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_23</i>     | Select LUT23 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_24</i>     | Select LUT24 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_LUT_25</i>     | Select LUT25 output to be connected to PLU output.        |
| <i>kPLU_OUT_SRC_FLIPFLOP_0</i> | Select Flip-Flops state(0) to be connected to PLU output. |
| <i>kPLU_OUT_SRC_FLIPFLOP_1</i> | Select Flip-Flops state(1) to be connected to PLU output. |
| <i>kPLU_OUT_SRC_FLIPFLOP_2</i> | Select Flip-Flops state(2) to be connected to PLU output. |
| <i>kPLU_OUT_SRC_FLIPFLOP_3</i> | Select Flip-Flops state(3) to be connected to PLU output. |

### 31.6.6 enum \_plu\_interrupt\_mask

Enumerator

|                                     |                                                                 |
|-------------------------------------|-----------------------------------------------------------------|
| <i>kPLU_OUTPUT_0_INTERRUPT_MASK</i> | Select PLU output 0 contribute to interrupt/wake-up generation. |
| <i>kPLU_OUTPUT_1_INTERRUPT_MASK</i> | Select PLU output 1 contribute to interrupt/wake-up generation. |

- kPLU\_OUTPUT\_2\_INTERRUPT\_MASK*** Select PLU output 2 contribute to interrupt/wake-up generation.
- kPLU\_OUTPUT\_3\_INTERRUPT\_MASK*** Select PLU output 3 contribute to interrupt/wake-up generation.
- kPLU\_OUTPUT\_4\_INTERRUPT\_MASK*** Select PLU output 4 contribute to interrupt/wake-up generation.
- kPLU\_OUTPUT\_5\_INTERRUPT\_MASK*** Select PLU output 5 contribute to interrupt/wake-up generation.
- kPLU\_OUTPUT\_6\_INTERRUPT\_MASK*** Select PLU output 6 contribute to interrupt/wake-up generation.
- kPLU\_OUTPUT\_7\_INTERRUPT\_MASK*** Select PLU output 7 contribute to interrupt/wake-up generation.

### 31.6.7 enum `_plu_wakeint_filter_mode`

Enumerator

- kPLU\_WAKEINT\_FILTER\_MODE\_BYPASS*** Select Bypass mode.
- kPLU\_WAKEINT\_FILTER\_MODE\_1\_CLK\_PERIOD*** Filter 1 clock period.
- kPLU\_WAKEINT\_FILTER\_MODE\_2\_CLK\_PERIOD*** Filter 2 clock period.
- kPLU\_WAKEINT\_FILTER\_MODE\_3\_CLK\_PERIOD*** Filter 3 clock period.

### 31.6.8 enum `_plu_wakeint_filter_clock_source`

Enumerator

- kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_1MHZ\_LPOSC*** Select the 1MHz low-power oscillator as the filter clock.
- kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_12MHZ\_FRO*** Select the 12MHz FRO as the filter clock.
- kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_ALT*** Select a third clock source.

## 31.7 Function Documentation

### 31.7.1 void `PLU_Init ( PLU_Type * base )`

Note

This API should be called at the beginning of the application using the PLU driver.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | PLU peripheral base address |
|-------------|-----------------------------|

### 31.7.2 void PLU\_Deinit ( PLU\_Type \* *base* )

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | PLU peripheral base address |
|-------------|-----------------------------|

### 31.7.3 static void PLU\_SetLutInputSource ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, plu\_lut\_in\_index\_t *lutInIndex*, plu\_lut\_input\_source\_t *inputSrc* ) [inline], [static]

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs. For each LUT, the slot associated with the output from LUTn itself is tied low.

Parameters

|                   |                                                                                    |
|-------------------|------------------------------------------------------------------------------------|
| <i>base</i>       | PLU peripheral base address.                                                       |
| <i>lutIndex</i>   | LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration).               |
| <i>lutInIndex</i> | LUT input index (see <a href="#">plu_lut_in_index_t</a> typedef enumeration).      |
| <i>inputSrc</i>   | LUT input source (see <a href="#">plu_lut_input_source_t</a> typedef enumeration). |

### 31.7.4 static void PLU\_SetOutputSource ( PLU\_Type \* *base*, plu\_output\_index\_t *outputIndex*, plu\_output\_source\_t *outputSrc* ) [inline], [static]

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs.

Parameters

|                    |                                                                                |
|--------------------|--------------------------------------------------------------------------------|
| <i>base</i>        | PLU peripheral base address.                                                   |
| <i>outputIndex</i> | PLU output index (see <a href="#">plu_output_index_t</a> typedef enumeration). |

|                  |                                                                                  |
|------------------|----------------------------------------------------------------------------------|
| <i>outputSrc</i> | PLU output source (see <a href="#">plu_output_source_t</a> typedef enumeration). |
|------------------|----------------------------------------------------------------------------------|

### 31.7.5 static void PLU\_SetLutTruthTable ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, uint32\_t *truthTable* ) [inline], [static]

Parameters

|                   |                                                                      |
|-------------------|----------------------------------------------------------------------|
| <i>base</i>       | PLU peripheral base address.                                         |
| <i>lutIndex</i>   | LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration). |
| <i>truthTable</i> | Truth Table value.                                                   |

### 31.7.6 static uint32\_t PLU\_ReadOutputState ( PLU\_Type \* *base* ) [inline], [static]

Note: The PLU bus clock must be re-enabled prior to reading the Output Register if PLU bus clock is shut-off.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

Returns

Current PLU output state value.

### 31.7.7 void PLU\_GetDefaultWakeIntConfig ( plu\_wakeint\_config\_t \* *config* )

This function initializes the initial configuration structure with an available settings. The default values are:

```
* config->filterMode = kPLU_WAKEINT_FILTER_MODE_BYPASS;
* config->clockSource = kPLU_WAKEINT_FILTER_CLK_SRC_1MHZ_LPOSC;
*
```

## Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>config</i> | Pointer to configuration structure. |
|---------------|-------------------------------------|

### 31.7.8 void PLU\_EnableWakeIntRequest ( PLU\_Type \* *base*, uint32\_t *interruptMask*, const plu\_wakeint\_config\_t \* *config* )

This function enables Any of the eight selected PLU outputs to contribute to an asynchronous wake-up or an interrupt request.

Note: If a PLU\_CLKIN is provided, the raw wake-up/interrupt request will be set on the rising-edge of the PLU\_CLKIN whenever the raw request signal is high. This registered signal will be glitch-free and just use the default wakeint config by [PLU\\_GetDefaultWakeIntConfig\(\)](#). If not, have to specify the filter mode and clock source to eliminate the glitches caused by long and widely disparate delays through the network of LUTs making up the PLU. This way may increase power consumption in low-power operating modes and inject delay before the wake-up/interrupt request is generated.

## Parameters

|                      |                                                                                                   |
|----------------------|---------------------------------------------------------------------------------------------------|
| <i>base</i>          | PLU peripheral base address.                                                                      |
| <i>interruptMask</i> | PLU interrupt mask (see <a href="#">_plu_interrupt_mask</a> enumeration).                         |
| <i>config</i>        | Pointer to configuration structure (see <a href="#">plu_wakeint_config_t</a> typedef enumeration) |

### 31.7.9 static void PLU\_LatchInterrupt ( PLU\_Type \* *base* ) [inline], [static]

This function latches the interrupt and then it can be cleared with [PLU\\_ClearLatchedInterrupt\(\)](#).

Note: This mode is not compatible with use of the glitch filter. If this bit is set, the FILTER MODE should be set to kPLU\_WAKEINT\_FILTER\_MODE\_BYPASS (Bypass Mode) and PLU\_CLKIN should be provided. If this bit is set, the wake-up/interrupt request will be set on the rising-edge of PLU\_CLKIN whenever the raw wake-up/interrupt signal is high. The request must be cleared by software.

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

### 31.7.10 void PLU\_ClearLatchedInterrupt ( PLU\_Type \* *base* )

This function clears the wake-up/interrupt request flag latched by [PLU\\_LatchInterrupt\(\)](#)

Note: It is not necessary for the PLU bus clock to be enabled in order to write-to or read-back this bit.



Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

## Chapter 32

# POWERQUAD: PowerQuad hardware accelerator

### 32.1 Overview

The MCUXpresso SDK provides driver for the PowerQuad module of MCUXpresso SDK devices.

The PowerQuad hardware accelerator for (fixed/floating point/matrix operation) DSP functions is that idea is to replace some of the CMSIS DSP functionality with the hardware features provided by this IP.

PowerQuad driver provides the following CMSIS DSP compatible functions:

- Matrix functions

```
arm_mat_add_q15
arm_mat_add_q31
arm_mat_add_f32
arm_mat_sub_q15
arm_mat_sub_q31
arm_mat_sub_f32
arm_mat_mult_q15
arm_mat_mult_q31
arm_mat_mult_f32
arm_mat_inverse_f32
arm_mat_trans_q15
arm_mat_trans_q31
arm_mat_trans_f32
arm_mat_scale_q15
arm_mat_scale_q31
arm_mat_scale_f32
```

- Math functions

```
arm_sqrt_q15
arm_sqrt_q31
arm_sin_q15
arm_sin_q31
arm_sin_f32
arm_cos_q15
arm_cos_q31
arm_cos_f32
```

- Filter functions

```
arm_fir_q15
arm_fir_q31
arm_fir_f32
arm_conv_q15
arm_conv_q31
arm_conv_f32
arm_correlate_q15
arm_correlate_q31
arm_correlate_f32
```

- Transform functions

```
arm_rfft_q15
arm_rfft_q31
arm_cfft_q15
```

```

arm_cfft_q31
arm_ifft_q15
arm_ifft_q31
arm_dct4_q15
arm_dct4_q31

```

## Note

### CMSIS DSP compatible functions limitations

1. PowerQuad FFT engine only looks at the bottom 27 bits of the input word, down scale the input data to avoid saturation.
2. When use arm\_fir\_q15/arm\_fir\_q31/arm\_fir\_f32 for incremental, the new data should follow the old data. For example the array for input data is inputData[], and the array for output data is outputData[]. The first 32 input data is saved in inputData[0:31], after calling arm\_fir\_xxx(&fir, inputData, outputData, 32), the output data is saved in outputData[0:31]. The new input data must be saved from inputData[32], then call arm\_fir\_xxx(&fir, &inputData[32], &outputData[32], 32) for incremental calculation.

The PowerQuad consists of several internal computation engines: Transform engine, Transcendental function engine, Trigonometry function engine, Dual biquad IIR filter engine, Matrix accelerator engine, FIR filter engine, CORDIC engine.

For low level APIs, all function APIs, except using coprocessor instruction and arctan/arctanh API, need to calling wait done API to wait for calculation complete.

## 32.2 Function groups

### 32.2.1 POWERQUAD functional Operation

This group implements the POWERQUAD functional API.

### Data Structures

- struct [pq\\_prescale\\_t](#)  
*Coprocessor prescale. [More...](#)*
- struct [pq\\_config\\_t](#)  
*powerquad data structure format [More...](#)*
- struct [\\_pq\\_biquad\\_param](#)  
*Struct to save biquad parameters. [More...](#)*
- struct [\\_pq\\_biquad\\_state](#)  
*Struct to save biquad state. [More...](#)*
- struct [pq\\_biquad\\_cascade\\_df2\\_instance](#)  
*Instance structure for the direct form II Biquad cascade filter. [More...](#)*
- union [\\_pq\\_float](#)  
*Conversion between integer and float type. [More...](#)*

## Macros

- #define `PQ_LN_INF` PQ\_LN, 1, PQ\_TRANS  
*Parameter used for vector  $\ln(x)$*
- #define `PQ_INV_INF` PQ\_INV, 0, PQ\_TRANS  
*Parameter used for vector  $1/x$ .*
- #define `PQ_SQRT_INF` PQ\_SQRT, 0, PQ\_TRANS  
*Parameter used for vector  $\sqrt{x}$*
- #define `PQ_ISQRT_INF` PQ\_INVSQRT, 0, PQ\_TRANS  
*Parameter used for vector  $1/\sqrt{x}$*
- #define `PQ_ETOX_INF` PQ\_ETOX, 0, PQ\_TRANS  
*Parameter used for vector  $e^x$ .*
- #define `PQ_ETONX_INF` PQ\_ETONX, 0, PQ\_TRANS  
*Parameter used for vector  $e^{-x}$*
- #define `PQ_SIN_INF` PQ\_SIN, 1, PQ\_TRIG  
*Parameter used for vector  $\sin(x)$*
- #define `PQ_COS_INF` PQ\_COS, 1, PQ\_TRIG  
*Parameter used for vector  $\cos(x)$*
- #define `PQ_Initiate_Vector_Func`(pSrc, pDst)  
*Start 32-bit data vector calculation.*
- #define `PQ_End_Vector_Func`() \_\_asm volatile("POP {r2-r7}")  
*End vector calculation.*
- #define `PQ_StartVector`(PSRC, PDST, LENGTH)  
*Start 32-bit data vector calculation.*
- #define `PQ_StartVectorFixed16`(PSRC, PDST, LENGTH)  
*Start 16-bit data vector calculation.*
- #define `PQ_StartVectorQ15`(PSRC, PDST, LENGTH)  
*Start Q15-bit data vector calculation.*
- #define `PQ_EndVector`() \_\_asm volatile("POP {r3-r10} \n")  
*End vector calculation.*
- #define `PQ_Vector8F32`(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Float data vector calculation.*
- #define `PQ_Vector8Fixed32`(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Fixed 32bits data vector calculation.*
- #define `PQ_Vector8Fixed16`(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Fixed 32bits data vector calculation.*
- #define `PQ_Vector8Q15`(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Q15 data vector calculation.*
- #define `PQ_DF2_Vector8_FP`(middle, last)  
*Float data vector biquad direct form II calculation.*
- #define `PQ_DF2_Vector8_FX`(middle, last)  
*Fixed data vector biquad direct form II calculation.*
- #define `PQ_Vector8BiquadDf2F32`()  
*Float data vector biquad direct form II calculation.*
- #define `PQ_Vector8BiquadDf2Fixed32`()  
*Fixed 32-bit data vector biquad direct form II calculation.*
- #define `PQ_Vector8BiquadDf2Fixed16`()  
*Fixed 16-bit data vector biquad direct form II calculation.*
- #define `PQ_DF2_Cascade_Vector8_FP`(middle, last)  
*Float data vector direct form II biquad cascade filter.*

- #define `PQ_DF2_Cascade_Vector8_FX`(middle, last)  
*Fixed data vector direct form II biquad cascade filter.*
- #define `PQ_Vector8BiquadDf2CascadeF32`()  
*Float data vector direct form II biquad cascade filter.*
- #define `PQ_Vector8BiquadDf2CascadeFixed32`()  
*Fixed 32-bit data vector direct form II biquad cascade filter.*
- #define `PQ_Vector8BiquadDf2CascadeFixed16`()  
*Fixed 16-bit data vector direct form II biquad cascade filter.*
- #define `POWERQUAD_MAKE_MATRIX_LEN`(mat1Row, mat1Col, mat2Col) (((uint32\_t)(mat1-Row) << 0U) | ((uint32\_t)(mat1Col) << 8U) | ((uint32\_t)(mat2Col) << 16U))  
*Make the length used for matrix functions.*
- #define `PQ_Q31_2_FLOAT`(x) (((float)(x)) / 2147483648.0f)  
*Convert Q31 to float.*
- #define `PQ_Q15_2_FLOAT`(x) (((float)(x)) / 32768.0f)  
*Convert Q15 to float.*

## Typedefs

- typedef struct `_pq_biquad_param` `pq_biquad_param_t`  
*Struct to save biquad parameters.*
- typedef struct `_pq_biquad_state` `pq_biquad_state_t`  
*Struct to save biquad state.*
- typedef union `_pq_float` `pq_float_t`  
*Conversion between integer and float type.*

## Enumerations

- enum `pq_computationengine_t` {  
  `kPQ_CP_PQ` = 0,  
  `kPQ_CP_MTX` = 1,  
  `kPQ_CP_FFT` = 2,  
  `kPQ_CP_FIR` = 3,  
  `kPQ_CP_CORDIC` = 5 }  
*powerquad computation engine*
- enum `pq_format_t` {  
  `kPQ_16Bit` = 0,  
  `kPQ_32Bit` = 1,  
  `kPQ_Float` = 2 }  
*powerquad data structure format type*
- enum `pq_cordic_iter_t` {  
  `kPQ_Iteration_8` = 0,  
  `kPQ_Iteration_16`,  
  `kPQ_Iteration_24` }  
*CORDIC iteration.*

## Driver version

- #define `FSL_POWERQUAD_DRIVER_VERSION` (`MAKE_VERSION`(2, 2, 0))  
*Version.*

## POWERQUAD functional Operation

- void [PQ\\_GetDefaultConfig](#) (pq\_config\_t \*config)  
*Get default configuration.*
- void [PQ\\_SetConfig](#) (POWERQUAD\_Type \*base, const pq\_config\_t \*config)  
*Set configuration with format/prescale.*
- static void [PQ\\_SetCoproprocessorScaler](#) (POWERQUAD\_Type \*base, const pq\_prescale\_t \*prescale)  
*set coprocessor scaler for coprocessor instructions, this function is used to set output saturation and scaling for input/output.*
- void [PQ\\_Init](#) (POWERQUAD\_Type \*base)  
*Initializes the POWERQUAD module.*
- void [PQ\\_Deinit](#) (POWERQUAD\_Type \*base)  
*De-initializes the POWERQUAD module.*
- void [PQ\\_SetFormat](#) (POWERQUAD\_Type \*base, pq\_computationengine\_t engine, pq\_format\_t format)  
*Set format for non-coprocessor instructions.*
- static void [PQ\\_WaitDone](#) (POWERQUAD\_Type \*base)  
*Wait for the completion.*
- static void [PQ\\_LnF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural log.*
- static void [PQ\\_InvF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point reciprocal.*
- static void [PQ\\_SqrtF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point square-root.*
- static void [PQ\\_InvSqrtF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point inverse square-root.*
- static void [PQ\\_EtoxF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural exponent.*
- static void [PQ\\_EtonxF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural exponent with negative parameter.*
- static void [PQ\\_SinF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point sine.*
- static void [PQ\\_CosF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point cosine.*
- static void [PQ\\_BiquadF32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point biquad.*
- static void [PQ\\_DivF32](#) (float \*x1, float \*x2, float \*pDst)  
*Processing function for the floating-point division.*
- static void [PQ\\_Biquad1F32](#) (float \*pSrc, float \*pDst)  
*Processing function for the floating-point biquad.*
- static int32\_t [PQ\\_LnFixed](#) (int32\_t val)  
*Processing function for the fixed natural log.*
- static int32\_t [PQ\\_InvFixed](#) (int32\_t val)  
*Processing function for the fixed reciprocal.*
- static uint32\_t [PQ\\_SqrtFixed](#) (uint32\_t val)  
*Processing function for the fixed square-root.*
- static int32\_t [PQ\\_InvSqrtFixed](#) (int32\_t val)  
*Processing function for the fixed inverse square-root.*
- static int32\_t [PQ\\_EtoxFixed](#) (int32\_t val)  
*Processing function for the Fixed natural exponent.*
- static int32\_t [PQ\\_EtonxFixed](#) (int32\_t val)  
*Processing function for the fixed natural exponent with negative parameter.*

- static int32\_t [PQ\\_SinQ31](#) (int32\_t val)  
*Processing function for the fixed sine.*
- static int16\_t [PQ\\_SinQ15](#) (int16\_t val)  
*Processing function for the fixed sine.*
- static int32\_t [PQ\\_CosQ31](#) (int32\_t val)  
*Processing function for the fixed cosine.*
- static int16\_t [PQ\\_CosQ15](#) (int16\_t val)  
*Processing function for the fixed sine.*
- static int32\_t [PQ\\_BiquadFixed](#) (int32\_t val)  
*Processing function for the fixed biquad.*
- void [PQ\\_VectorLnF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural log.*
- void [PQ\\_VectorInvF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised reciprocal.*
- void [PQ\\_VectorSqrtF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised square-root.*
- void [PQ\\_VectorInvSqrtF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised inverse square-root.*
- void [PQ\\_VectorEtoxF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural exponent.*
- void [PQ\\_VectorEtonxF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural exponent with negative parameter.*
- void [PQ\\_VectorSinF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised sine.*
- void [PQ\\_VectorCosF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised cosine.*
- void [PQ\\_VectorLnFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised natural log.*
- void [PQ\\_VectorInvFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised reciprocal.*
- void [PQ\\_VectorSqrtFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised square-root.*
- void [PQ\\_VectorInvSqrtFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised inverse square-root.*
- void [PQ\\_VectorEtoxFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised natural exponent.*
- void [PQ\\_VectorEtonxFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised natural exponent with negative parameter.*
- void [PQ\\_VectorSinQ15](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the Q15 vectorised sine.*
- void [PQ\\_VectorCosQ15](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the Q15 vectorised cosine.*
- void [PQ\\_VectorSinQ31](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised sine.*
- void [PQ\\_VectorCosQ31](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised cosine.*
- void [PQ\\_VectorLnFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised natural log.*
- void [PQ\\_VectorInvFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised reciprocal.*
- void [PQ\\_VectorSqrtFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)

- Processing function for the 16-bit integer vectorised square-root.*

  - void [PQ\\_VectorInvSqrtFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised inverse square-root.*

  - void [PQ\\_VectorEtoxFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised natural exponent.*

  - void [PQ\\_VectorEtonxFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised natural exponent with negative parameter.*

  - void [PQ\\_VectorBiquadDf2F32](#) (float \*pSrc, float \*pDst, int32\_t length)
- Processing function for the floating-point vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadDf2Fixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)
- Processing function for the 32-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadDf2Fixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2F32](#) (float \*pSrc, float \*pDst, int32\_t length)
- Processing function for the floating-point vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2Fixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)
- Processing function for the 32-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2Fixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised biquad direct form II.*

  - int32\_t [PQ\\_ArctanFixed](#) (POWERQUAD\_Type \*base, int32\_t x, int32\_t y, [pq\\_cordic\\_iter\\_t](#) iteration)
- Processing function for the fixed inverse trigonometric.*

  - int32\_t [PQ\\_ArctanhFixed](#) (POWERQUAD\_Type \*base, int32\_t x, int32\_t y, [pq\\_cordic\\_iter\\_t](#) iteration)
- Processing function for the fixed inverse trigonometric.*

  - int32\_t [PQ\\_Arctan2Fixed](#) (POWERQUAD\_Type \*base, int32\_t x, int32\_t y, [pq\\_cordic\\_iter\\_t](#) iteration)
- Processing function for the fixed inverse trigonometric.*

  - static int32\_t [PQ\\_Biquad1Fixed](#) (int32\_t val)
- Processing function for the fixed biquad.*

  - void [PQ\\_TransformCFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the complex FFT.*

  - void [PQ\\_TransformRFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the real FFT.*

  - void [PQ\\_TransformIFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the inverse complex FFT.*

  - void [PQ\\_TransformCDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the complex DCT.*

  - void [PQ\\_TransformRDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the real DCT.*

  - void [PQ\\_TransformIDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the inverse complex DCT.*

  - void [PQ\\_BiquadBackUpInternalState](#) (POWERQUAD\_Type \*base, int32\_t biquad\_num, [pq\\_biquad\\_state\\_t](#) \*state)



- Processing function for backup biquad context.*

  - void **PQ\_BiquadRestoreInternalState** (POWERQUAD\_Type \*base, int32\_t biquad\_num, pq\_biquad\_state\_t \*state)
- Processing function for restore biquad context.*

  - void **PQ\_BiquadCascadeDf2Init** (pq\_biquad\_cascade\_df2\_instance \*S, uint8\_t numStages, pq\_biquad\_state\_t \*pState)
- Initialization function for the direct form II Biquad cascade filter.*

  - void **PQ\_BiquadCascadeDf2F32** (const pq\_biquad\_cascade\_df2\_instance \*S, float \*pSrc, float \*pDst, uint32\_t blockSize)
- Processing function for the floating-point direct form II Biquad cascade filter.*

  - void **PQ\_BiquadCascadeDf2Fixed32** (const pq\_biquad\_cascade\_df2\_instance \*S, int32\_t \*pSrc, int32\_t \*pDst, uint32\_t blockSize)
- Processing function for the Q31 direct form II Biquad cascade filter.*

  - void **PQ\_BiquadCascadeDf2Fixed16** (const pq\_biquad\_cascade\_df2\_instance \*S, int16\_t \*pSrc, int16\_t \*pDst, uint32\_t blockSize)
- Processing function for the Q15 direct form II Biquad cascade filter.*

  - void **PQ\_FIR** (POWERQUAD\_Type \*base, const void \*pAData, int32\_t ALength, const void \*pBData, int32\_t BLength, void \*pResult, uint32\_t opType)
- Processing function for the FIR.*

  - void **PQ\_FIRIncrement** (POWERQUAD\_Type \*base, int32\_t ALength, int32\_t BLength, int32\_t xOffset)
- Processing function for the incremental FIR.*

  - void **PQ\_MatrixAddition** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix addition.*

  - void **PQ\_MatrixSubtraction** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix subtraction.*

  - void **PQ\_MatrixMultiplication** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix multiplication.*

  - void **PQ\_MatrixProduct** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix product.*

  - void **PQ\_VectorDotProduct** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the vector dot product.*

  - void **PQ\_MatrixInversion** (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pTmpData, void \*pResult)
- Processing function for the matrix inverse.*

  - void **PQ\_MatrixTranspose** (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the matrix transpose.*

  - void **PQ\_MatrixScale** (POWERQUAD\_Type \*base, uint32\_t length, float misc, const void \*pData, void \*pResult)
- Processing function for the matrix scale.*

## 32.3 Data Structure Documentation

### 32.3.1 struct pq\_prescale\_t

#### Data Fields

- int8\_t [inputPrescale](#)  
*Input prescale.*
- int8\_t [outputPrescale](#)  
*Output prescale.*
- int8\_t [outputSaturate](#)  
*Output saturate at n bits, for example 0x11 is 8 bit space, the value will be truncated at +127 or -128.*

#### Field Documentation

(1) int8\_t pq\_prescale\_t::inputPrescale

(2) int8\_t pq\_prescale\_t::outputPrescale

(3) int8\_t pq\_prescale\_t::outputSaturate

### 32.3.2 struct pq\_config\_t

#### Data Fields

- [pq\\_format\\_t](#) [inputAFormat](#)  
*Input A format.*
- int8\_t [inputAPrescale](#)  
*Input A prescale, for example 1.5 can be  $1.5 \times 2^n$  if you scale by 'shifting' ('scaling' by a factor of n).*
- [pq\\_format\\_t](#) [inputBFormat](#)  
*Input B format.*
- int8\_t [inputBPrescale](#)  
*Input B prescale.*
- [pq\\_format\\_t](#) [outputFormat](#)  
*Out format.*
- int8\_t [outputPrescale](#)  
*Out prescale.*
- [pq\\_format\\_t](#) [tmpFormat](#)  
*Temp format.*
- int8\_t [tmpPrescale](#)  
*Temp prescale.*
- [pq\\_format\\_t](#) [machineFormat](#)  
*Machine format.*
- uint32\_t \* [tmpBase](#)  
*Tmp base address.*

## Field Documentation

- (1) `pq_format_t pq_config_t::inputAFormat`
- (2) `int8_t pq_config_t::inputAPrescale`
- (3) `pq_format_t pq_config_t::inputBFormat`
- (4) `int8_t pq_config_t::inputBPrescale`
- (5) `pq_format_t pq_config_t::outputFormat`
- (6) `int8_t pq_config_t::outputPrescale`
- (7) `pq_format_t pq_config_t::tmpFormat`
- (8) `int8_t pq_config_t::tmpPrescale`
- (9) `pq_format_t pq_config_t::machineFormat`
- (10) `uint32_t* pq_config_t::tmpBase`

32.3.3 `struct _pq_biquad_param`

## Data Fields

- float `v_n_1`  
*v[n-1], set to 0 when initialization.*
- float `v_n`  
*v[n], set to 0 when initialization.*
- float `a_1`  
*a[1]*
- float `a_2`  
*a[2]*
- float `b_0`  
*b[0]*
- float `b_1`  
*b[1]*
- float `b_2`  
*b[2]*

**Field Documentation**

(1) float `_pq_biquad_param::v_n_1`

(2) float `_pq_biquad_param::v_n`

**32.3.4 struct `_pq_biquad_state`****Data Fields**

- `pq_biquad_param_t` `param`  
*Filter parameter.*
- `uint32_t` `compreg`  
*Internal register, set to 0 when initialization.*

**Field Documentation**

(1) `pq_biquad_param_t` `_pq_biquad_state::param`

(2) `uint32_t` `_pq_biquad_state::compreg`

**32.3.5 struct `pq_biquad_cascade_df2_instance`****Data Fields**

- `uint8_t` `numStages`
- `pq_biquad_state_t *` `pState`

**Field Documentation**

(1) `uint8_t` `pq_biquad_cascade_df2_instance::numStages`

Number of 2nd order stages in the filter.

(2) `pq_biquad_state_t*` `pq_biquad_cascade_df2_instance::pState`

Points to the array of state coefficients.

**32.3.6 union `_pq_float`****Data Fields**

- float `floatX`  
*Float type.*
- `uint32_t` `integerX`  
*Unsigned interger type.*

Field Documentation

(1) float\_pq\_float::floatX

(2) uint32\_t\_pq\_float::integerX

32.4 Macro Definition Documentation

32.4.1 #define FSL\_POWERQUAD\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

32.4.2 #define PQ\_Initiate\_Vector\_Func( pSrc, pDst )

Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "PUSH {r2-r7} \n"
 "LDRD r2,r3,[r0],#8 \n" ::[psrc] "r"(pSrc), \
 [pdst] "r"(pDst)
 : "r0", "r1")
```

Start the vector calculation, the input data could be float, int32\_t or Q31.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>pSrc</i> | Pointer to the source data.      |
| <i>pDst</i> | Pointer to the destination data. |

32.4.3 #define PQ\_End\_Vector\_Func( ) \_\_asm volatile("POP {r2-r7}")

This function should be called after vector calculation.

32.4.4 #define PQ\_StartVector( PSRC, PDST, LENGTH )

Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "MOV r10, #0 \n"
 "LDRD r4,r5,[r0],#8 \n" ::[psrc] "r"(PSRC), \
 [pdst] "r"(PDST), [length] "r"(LENGTH)
 : "r0", "r1", "r2")
```

Start the vector calculation, the input data could be float, int32\_t or Q31.

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 32.4.5 #define PQ\_StartVectorFixed16( *PSRC*, *PDST*, *LENGTH* )

## Value:

```

__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "LDRSH r4, [r0], #2 \n"
 "LDRSH r5, [r0], #2 \n"
 "[pdst] "r" (PDST), [length] "r" (LENGTH) \n"
 : "r0", "r1", "r2")

```

Start the vector calculation, the input data could be `int16_t`. This function should be use with [PQ\\_Vector8-Fixed16](#).

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 32.4.6 #define PQ\_StartVectorQ15( *PSRC*, *PDST*, *LENGTH* )

## Value:

```

__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "LDR r5, [r0], #4 \n"
 "LSL r4, r5, #16 \n"
 "BFC r5, #0, #16 \n"
 "[pdst] "r" (PDST), [length] "r" (LENGTH) \n"
 : "r0", "r1", "r2")

```

Start the vector calculation, the input data could be `Q15`. This function should be use with [PQ\\_Vector8-Q15](#). This function is dedicate for SinQ15/CosQ15 vector calculation. Because PowerQuad only supports

Q31 Sin/Cos fixed function, so the input Q15 data is left shift 16 bits first, after Q31 calculation, the output data is right shift 16 bits.

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 32.4.7 #define PQ\_EndVector( ) \_\_asm volatile("POP {r3-r10} \n")

This function should be called after vector calculation.

### 32.4.8 #define PQ\_Vector8F32( BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE )

Float data vector calculation, the input data should be float. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0};
float output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```

### 32.4.9 #define PQ\_Vector8Fixed32( BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE )

Float data vector calculation, the input data should be 32-bit integer. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF, PQ\_SIN\_INF, PQ\_COS\_INF. When this function is used for sin/cos calculation, the input data should be in the format Q1.31. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 4, 9, 16, 25, 36, 49, 64};
int32_t output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```



### 32.4.10 #define PQ\_Vector8Fixed16( *BATCH\_OPCODE*, *DOUBLE\_READ\_ADDERS*, *BATCH\_MACHINE* )

Float data vector calculation, the input data should be 16-bit integer. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {1, 4, 9, 16, 25, 36, 49, 64};
int16_t output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```

### 32.4.11 #define PQ\_Vector8Q15( *BATCH\_OPCODE*, *DOUBLE\_READ\_ADDERS*, *BATCH\_MACHINE* )

Q15 data vector calculation, this function should only be used for sin/cos Q15 calculation, and the coprocessor output prescaler must be set to 31 before this function. This function loads Q15 data and left shift 16 bits, calculate and right shift 16 bits, then stores to the output array. The input range -1 to 1 means -pi to pi. For example, to calculate sin of a vector, use like this:

```
#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {...}
int16_t output[VECTOR_LEN];
const pq_prescale_t prescale =
{
 .inputPrescale = 0,
 .outputPrescale = 31,
 .outputSaturate = 0
};

PQ_SetCoprocesorScaler(POWERQUAD, const pq_prescale_t *prescale);

PQ_StartVectorQ15(pSrc, pDst, length);
PQ_Vector8Q15(PQ_SQRT_INF);
PQ_EndVector();
```

### 32.4.12 #define PQ\_DF2\_Vector8\_FP( *middle*, *last* )

Biquad filter, the input and output data are float data. Biquad side 0 is used. Example:

```
#define VECTOR_LEN 16
float input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
float output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
```

```

 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_Initiate_Vector_Func(pSrc,pDst);
PQ_DF2_Vector8_FP(false,false);
PQ_DF2_Vector8_FP(true,true);
PQ_End_Vector_Func();

```

### 32.4.13 #define PQ\_DF2\_Vector8\_FX( *middle, last* )

Biquad filter, the input and output data are fixed data. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 16
int32_t input[VECTOR_LEN] = {1024, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_Initiate_Vector_Func(pSrc,pDst);
PQ_DF2_Vector8_FX(false,false);
PQ_DF2_Vector8_FX(true,true);
PQ_End_Vector_Func();

```

### 32.4.14 #define PQ\_Vector8BiquadDf2F32( )

Biquad filter, the input and output data are float data. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0};
float output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 },
};

```

```

 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2F32();
PQ_EndVector();

```

### 32.4.15 #define PQ\_Vector8BiquadDf2Fixed32( )

Biquad filter, the input and output data are Q31 or 32-bit integer. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2Fixed32();
PQ_EndVector();

```

### 32.4.16 #define PQ\_Vector8BiquadDf2Fixed16( )

Biquad filter, the input and output data are Q15 or 16-bit integer. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int16_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2Fixed16();
PQ_EndVector();

```

### 32.4.17 #define PQ\_DF2\_Cascade\_Vector8\_FP( *middle*, *last* )

The input and output data are float data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 16
float input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
float output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_Initiate_Vector_Func(pSrc, pDst);
PQ_DF2_Cascade_Vector8_FP(false, false);
PQ_DF2_Cascade_Vector8_FP(true, true);
PQ_End_Vector_Func();
```

### 32.4.18 #define PQ\_DF2\_Cascade\_Vector8\_FX( *middle*, *last* )

The input and output data are fixed data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 16
int32_t input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};
```

```

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_Initiate_Vector_Func(pSrc, pDst);
PQ_DF2_Cascade_Vector8_FX(false, false);
PQ_DF2_Cascade_Vector8_FX(true, true);
PQ_End_Vector_Func();

```

### 32.4.19 #define PQ\_Vector8BiquadDf2CascadeF32( )

The input and output data are float data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```

#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
float output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeF32();
PQ_EndVector();

```

### 32.4.20 #define PQ\_Vector8BiquadDf2CascadeFixed32( )

The input and output data are fixed 32-bit data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeFixed32();
PQ_EndVector();
```

### 32.4.21 #define PQ\_Vector8BiquadDf2CascadeFixed16( )

The input and output data are fixed 16-bit data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};
```

```

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeFixed16();
PQ_EndVector();

```

**32.4.22** `#define POWERQUAD_MAKE_MATRIX_LEN( mat1Row, mat1Col, mat2Col ) (((uint32_t)(mat1Row) << 0U) | ((uint32_t)(mat1Col) << 8U) | ((uint32_t)(mat2Col) << 16U))`

**32.4.23** `#define PQ_Q31_2_FLOAT( x ) (((float)(x)) / 2147483648.0f)`

**32.4.24** `#define PQ_Q15_2_FLOAT( x ) (((float)(x)) / 32768.0f)`

## 32.5 Typedef Documentation

**32.5.1** `typedef struct _pq_biquad_param pq_biquad_param_t`

**32.5.2** `typedef struct _pq_biquad_state pq_biquad_state_t`

## 32.6 Enumeration Type Documentation

**32.6.1** `enum pq_computationengine_t`

Enumerator

*kPQ\_CP\_PQ* Math engine.  
*kPQ\_CP\_MTX* Matrix engine.  
*kPQ\_CP\_FFT* FFT engine.  
*kPQ\_CP\_FIR* FIR engine.  
*kPQ\_CP\_CORDIC* CORDIC engine.

### 32.6.2 enum pq\_format\_t

Enumerator

*kPQ\_16Bit* Int16 Fixed point.  
*kPQ\_32Bit* Int32 Fixed point.  
*kPQ\_Float* Float point.

### 32.6.3 enum pq\_cordic\_iter\_t

Enumerator

*kPQ\_Iteration\_8* Iterate 8 times.  
*kPQ\_Iteration\_16* Iterate 16 times.  
*kPQ\_Iteration\_24* Iterate 24 times.

## 32.7 Function Documentation

### 32.7.1 void PQ\_GetDefaultConfig ( pq\_config\_t \* config )

This function initializes the POWERQUAD configuration structure to a default value. FORMAT register field definitions Bits[15:8] scaler (for scaled 'q31' formats) Bits[5:4] external format. 00b=q15, 01b=q31, 10b=float Bits[1:0] internal format. 00b=q15, 01b=q31, 10b=float POWERQUAD->INAFORMAT = (config->inputAPrescale << 8U) | (config->inputAFormat << 4U) | config->machineFormat

For all Powerquad operations internal format must be float (with the only exception being the FFT related functions, ie FFT/IFFT/DCT/IDCT which must be set to q31). The default values are: config->inputAFormat = kPQ\_Float; config->inputAPrescale = 0; config->inputBFormat = kPQ\_Float; config->inputBPrescale = 0; config->outputFormat = kPQ\_Float; config->outputPrescale = 0; config->tmpFormat = kPQ\_Float; config->tmpPrescale = 0; config->machineFormat = kPQ\_Float; config->tmpBase = 0xE0000000;

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>config</i> | Pointer to "pq_config_t" structure. |
|---------------|-------------------------------------|

### 32.7.2 void PQ\_SetConfig ( POWERQUAD\_Type \* base, const pq\_config\_t \* config )



Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | POWERQUAD peripheral base address   |
| <i>config</i> | Pointer to "pq_config_t" structure. |

**32.7.3 static void PQ\_SetCoproprocessorScaler ( POWERQUAD\_Type \* *base*, const pq\_prescale\_t \* *prescale* ) [inline], [static]**

Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | POWERQUAD peripheral base address     |
| <i>prescale</i> | Pointer to "pq_prescale_t" structure. |

**32.7.4 void PQ\_Init ( POWERQUAD\_Type \* *base* )**

Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | POWERQUAD peripheral base address. |
|-------------|------------------------------------|

**32.7.5 void PQ\_Deinit ( POWERQUAD\_Type \* *base* )**

Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | POWERQUAD peripheral base address. |
|-------------|------------------------------------|

**32.7.6 void PQ\_SetFormat ( POWERQUAD\_Type \* *base*, pq\_computationengine\_t *engine*, pq\_format\_t *format* )**

Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

|               |                    |
|---------------|--------------------|
| <i>engine</i> | Computation engine |
| <i>format</i> | Data format        |

### 32.7.7 static void PQ\_WaitDone ( POWERQUAD\_Type \* *base* ) [inline], [static]

Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

### 32.7.8 static void PQ\_LnF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (0 +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                |

### 32.7.9 static void PQ\_InvF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

Parameters

|              |                                                                              |
|--------------|------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is non-zero. |
| <i>*pDst</i> | points to the block of output data                                           |

### 32.7.10 static void PQ\_SqrtF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is [0 +INFINITY). |
|--------------|-----------------------------------------------------------------------------------|

|              |                                    |
|--------------|------------------------------------|
| <i>*pDst</i> | points to the block of output data |
|--------------|------------------------------------|

**32.7.11** `static void PQ_InvSqrtF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (0 +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                |

**32.7.12** `static void PQ_EtoxF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                           |
|--------------|-------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                        |

**32.7.13** `static void PQ_EtonxF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                           |
|--------------|-------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                        |

**32.7.14** `static void PQ_SinF32 ( float * pSrc, float * pDst ) [inline], [static]`

## Parameters

|              |                                                                                                       |
|--------------|-------------------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The input value is in radians, the range is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                                    |

### 32.7.15 static void PQ\_CosF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

## Parameters

|              |                                                                                                       |
|--------------|-------------------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The input value is in radians, the range is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                                    |

### 32.7.16 static void PQ\_BiquadF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

## Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>*pSrc</i> | points to the block of input data  |
| <i>*pDst</i> | points to the block of output data |

### 32.7.17 static void PQ\_DivF32 ( float \* *x1*, float \* *x2*, float \* *pDst* ) [inline], [static]

Get  $x1 / x2$ .

## Parameters

|           |           |
|-----------|-----------|
| <i>x1</i> | <i>x1</i> |
| <i>x2</i> | <i>x2</i> |

|              |                                    |
|--------------|------------------------------------|
| <i>*pDst</i> | points to the block of output data |
|--------------|------------------------------------|

**32.7.18** `static void PQ_Biquad1F32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>*pSrc</i> | points to the block of input data  |
| <i>*pDst</i> | points to the block of output data |

**32.7.19** `static int32_t PQ_LnFixed ( int32_t val ) [inline], [static]`

Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (0 +INFINITY). |
|------------|------------------------------------------------------------------------|

Returns

returns ln(*val*).

**32.7.20** `static int32_t PQ_InvFixed ( int32_t val ) [inline], [static]`

Parameters

|            |                                                                   |
|------------|-------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is non-zero. |
|------------|-------------------------------------------------------------------|

Returns

returns inv(*val*).

**32.7.21** `static uint32_t PQ_SqrtFixed ( uint32_t val ) [inline], [static]`

## Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is [0 +INFINITY). |
|------------|------------------------------------------------------------------------|

## Returns

returns  $\text{sqrt}(\text{val})$ .

**32.7.22 static int32\_t PQ\_InvSqrtFixed ( int32\_t val ) [inline], [static]**

## Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (0 +INFINITY). |
|------------|------------------------------------------------------------------------|

## Returns

returns  $1/\text{sqrt}(\text{val})$ .

**32.7.23 static int32\_t PQ\_EtoxFixed ( int32\_t val ) [inline], [static]**

## Parameters

|            |                                                                                |
|------------|--------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (-INFINITY +INFINITY). |
|------------|--------------------------------------------------------------------------------|

## Returns

returns  $\text{etox}^{\text{val}}$ .

**32.7.24 static int32\_t PQ\_EtonxFixed ( int32\_t val ) [inline], [static]**

## Parameters

|            |                                                                                |
|------------|--------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (-INFINITY +INFINITY). |
|------------|--------------------------------------------------------------------------------|

## Returns

returns  $\text{etox}^{\text{val}}$ .

**32.7.25 static int32\_t PQ\_SinQ31 ( int32\_t val ) [inline], [static]**

## Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q31 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

## Returns

returns sin(val).

### 32.7.26 static int16\_t PQ\_SinQ15 ( int16\_t val ) [inline], [static]

## Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q15 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

## Returns

returns sin(val).

### 32.7.27 static int32\_t PQ\_CosQ31 ( int32\_t val ) [inline], [static]

## Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q31 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

## Returns

returns cos(val).

### 32.7.28 static int16\_t PQ\_CosQ15 ( int16\_t val ) [inline], [static]

## Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q15 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

## Returns

returns sin(val).

### 32.7.29 static int32\_t PQ\_BiquadFixed ( int32\_t val ) [inline], [static]

## Parameters

|            |                        |
|------------|------------------------|
| <i>val</i> | value to be calculated |
|------------|------------------------|

## Returns

returns biquad(val).

### 32.7.30 void PQ\_VectorLnF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

### 32.7.31 void PQ\_VectorInvF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

### 32.7.32 void PQ\_VectorSqrtF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

### 32.7.33 void PQ\_VectorInvSqrtF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )



## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.34 void PQ\_VectorEtoxF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.35 void PQ\_VectorEtonxF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.36 void PQ\_VectorSinF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.37 void PQ\_VectorCosF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.38 void PQ\_VectorLnFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.39 void PQ\_VectorInvFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.40 void PQ\_VectorSqrtFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.41 void PQ\_VectorInvSqrtFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.42 void PQ\_VectorEtoxFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.43 void PQ\_VectorEtonxFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.44 void PQ\_VectorSinQ15 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )**

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.45 void PQ\_VectorCosQ15 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.46 void PQ\_VectorSinQ31 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.47 void PQ\_VectorCosQ31 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.48 void PQ\_VectorLnFixed16 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.49 void PQ\_VectorInvFixed16 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )**

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.50** void PQ\_VectorSqrtFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.51** void PQ\_VectorInvSqrtFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

## Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

**32.7.52** void PQ\_VectorEtoxFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

## Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>*pSrc</i> | points to the block of input data  |
| <i>*pDst</i> | points to the block of output data |

|               |                          |
|---------------|--------------------------|
| <i>length</i> | the block of input data. |
|---------------|--------------------------|

### 32.7.53 void PQ\_VectorEtonxFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

### 32.7.54 void PQ\_VectorBiquadDf2F32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data.      |

### 32.7.55 void PQ\_VectorBiquadDf2Fixed32 ( int32\_t \* *pSrc*, int32\_t \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data       |

### 32.7.56 void PQ\_VectorBiquadDf2Fixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data       |

**32.7.57** void PQ\_VectorBiquadCascadeDf2F32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data       |

**32.7.58** void PQ\_VectorBiquadCascadeDf2Fixed32 ( int32\_t \* *pSrc*, int32\_t \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data       |

**32.7.59** void PQ\_VectorBiquadCascadeDf2Fixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data       |

**32.7.60** `int32_t PQ_ArctanFixed ( POWERQUAD_Type * base, int32_t x, int32_t y, pq_cordic_iter_t iteration )`

Get the inverse tangent, the behavior is like c function atan.



## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>base</i>      | POWERQUAD peripheral base address |
| <i>x</i>         | value of opposite                 |
| <i>y</i>         | value of adjacent                 |
| <i>iteration</i> | iteration times                   |

## Returns

The return value is in the range of  $-2^{26}$  to  $2^{26}$ , which means  $-\pi/2$  to  $\pi/2$ .

## Note

The sum of *x* and *y* should not exceed the range of `int32_t`.

Larger input number gets higher output accuracy, for example the `arctan(0.5)`, the result of `PQ_ArctanFixed(POWERQUAD, 100000, 200000, kPQ_Iteration_24)` is more accurate than `PQ_ArctanFixed(POWERQUAD, 1, 2, kPQ_Iteration_24)`.

### 32.7.61 `int32_t PQ_ArctanhFixed ( POWERQUAD_Type * base, int32_t x, int32_t y, pq_cordic_iter_t iteration )`

## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>base</i>      | POWERQUAD peripheral base address |
| <i>x</i>         | value of opposite                 |
| <i>y</i>         | value of adjacent                 |
| <i>iteration</i> | iteration times                   |

## Returns

The return value is radians,  $2^{27}$  means  $\pi$ . The range is  $-1.118$  to  $1.118$  radians.

## Note

The sum of *x* and *y* should not exceed the range of `int32_t`.

Larger input number gets higher output accuracy, for example the `arctanh(0.5)`, the result of `PQ_ArctanhFixed(POWERQUAD, 100000, 200000, kPQ_Iteration_24)` is more accurate than `PQ_ArctanhFixed(POWERQUAD, 1, 2, kPQ_Iteration_24)`.

**32.7.62** `int32_t PQ_Arctan2Fixed ( POWERQUAD_Type * base, int32_t x, int32_t y, pq_cordic_iter_t iteration )`

Get the inverse tangent, it calculates the angle in radians for the quadrant. The behavior is like c function atan2.

## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>base</i>      | POWERQUAD peripheral base address |
| <i>x</i>         | value of opposite                 |
| <i>y</i>         | value of adjacent                 |
| <i>iteration</i> | iteration times                   |

## Returns

The return value is in the range of  $-2^{27}$  to  $2^{27}$ , which means -pi to pi.

## Note

The sum of x and y should not exceed the range of int32\_t.

Larger input number gets higher output accuracy, for example the arctan(0.5), the result of PQ\_Arctan2Fixed(POWERQUAD, 100000, 200000, kPQ\_Iteration\_24) is more accurate than PQ\_Arctan2Fixed(POWERQUAD, 1, 2, kPQ\_Iteration\_24).

### 32.7.63 static int32\_t PQ\_Biquad1Fixed ( int32\_t val ) [inline], [static]

## Parameters

|            |                        |
|------------|------------------------|
| <i>val</i> | value to be calculated |
|------------|------------------------|

## Returns

returns biquad(val).

### 32.7.64 void PQ\_TransformCFFT ( POWERQUAD\_Type \* base, uint32\_t length, void \* pData, void \* pResult )

## Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

|                |                         |
|----------------|-------------------------|
| <i>length</i>  | number of input samples |
| <i>pData</i>   | input data              |
| <i>pResult</i> | output data.            |

**32.7.65 void PQ\_TransformRFFT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**32.7.66 void PQ\_TransformIFFT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**32.7.67 void PQ\_TransformCDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

|                |                         |
|----------------|-------------------------|
| <i>length</i>  | number of input samples |
| <i>pData</i>   | input data              |
| <i>pResult</i> | output data.            |

**32.7.68 void PQ\_TransformRDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**32.7.69 void PQ\_TransformIDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**32.7.70 void PQ\_BiquadBackUpInternalState ( POWERQUAD\_Type \* *base*, int32\_t *biquad\_num*, pq\_biquad\_state\_t \* *state* )**

Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

|                   |                  |
|-------------------|------------------|
| <i>biquad_num</i> | biquad side      |
| <i>state</i>      | point to states. |

**32.7.71 void PQ\_BiquadRestoreInternalState ( POWERQUAD\_Type \* *base*, int32\_t *biquad\_num*, pq\_biquad\_state\_t \* *state* )**

Parameters

|                   |                                   |
|-------------------|-----------------------------------|
| <i>base</i>       | POWERQUAD peripheral base address |
| <i>biquad_num</i> | biquad side                       |
| <i>state</i>      | point to states.                  |

**32.7.72 void PQ\_BiquadCascadeDf2Init ( pq\_biquad\_cascade\_df2\_instance \* *S*, uint8\_t *numStages*, pq\_biquad\_state\_t \* *pState* )**

Parameters

|         |                  |                                                     |
|---------|------------------|-----------------------------------------------------|
| in, out | * <i>S</i>       | points to an instance of the filter data structure. |
| in      | <i>numStages</i> | number of 2nd order stages in the filter.           |
| in      | * <i>pState</i>  | points to the state buffer.                         |

**32.7.73 void PQ\_BiquadCascadeDf2F32 ( const pq\_biquad\_cascade\_df2\_instance \* *S*, float \* *pSrc*, float \* *pDst*, uint32\_t *blockSize* )**

Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | * <i>S</i>       | points to an instance of the filter data structure. |
| in  | * <i>pSrc</i>    | points to the block of input data.                  |
| out | * <i>pDst</i>    | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |

**32.7.74** void PQ\_BiquadCascadeDf2Fixed32 ( const pq\_biquad\_cascade\_df2\_instance \* *S*, int32\_t \* *pSrc*, int32\_t \* *pDst*, uint32\_t *blockSize* )

## Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | <i>*S</i>        | points to an instance of the filter data structure. |
| in  | <i>*pSrc</i>     | points to the block of input data.                  |
| out | <i>*pDst</i>     | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |

**32.7.75 void PQ\_BiquadCascadeDf2Fixed16 ( const pq\_biquad\_cascade\_df2\_instance \* *S*, int16\_t \* *pSrc*, int16\_t \* *pDst*, uint32\_t *blockSize* )**

## Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | <i>*S</i>        | points to an instance of the filter data structure. |
| in  | <i>*pSrc</i>     | points to the block of input data.                  |
| out | <i>*pDst</i>     | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |

**32.7.76 void PQ\_FIR ( POWERQUAD\_Type \* *base*, const void \* *pAData*, int32\_t *ALength*, const void \* *pBData*, int32\_t *BLength*, void \* *pResult*, uint32\_t *opType* )**

## Parameters

|                |                                     |
|----------------|-------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address   |
| <i>pAData</i>  | the first input sequence            |
| <i>ALength</i> | number of the first input sequence  |
| <i>pBData</i>  | the second input sequence           |
| <i>BLength</i> | number of the second input sequence |
| <i>pResult</i> | array for the output data           |



|               |                                                                              |
|---------------|------------------------------------------------------------------------------|
| <i>opType</i> | operation type, could be PQ_FIR_FIR, PQ_FIR_CONVOLUTION, PQ_FIR_CORRELATION. |
|---------------|------------------------------------------------------------------------------|

### 32.7.77 void PQ\_FIRIncrement ( POWERQUAD\_Type \* *base*, int32\_t *ALength*, int32\_t *BLength*, int32\_t *xOffset* )

This function can be used after `pq_fir()` for incremental FIR operation when new `x` data are available

#### Parameters

|                |                                    |
|----------------|------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address  |
| <i>ALength</i> | number of input samples            |
| <i>BLength</i> | number of taps                     |
| <i>xOffset</i> | offset for number of input samples |

### 32.7.78 void PQ\_MatrixAddition ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

### 32.7.79 void PQ\_MatrixSubtraction ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

## Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

### 32.7.80 void PQ\_MatrixMultiplication ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

## Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

### 32.7.81 void PQ\_MatrixProduct ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

## Parameters

|               |                                                                                                                                                                                                                 |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i> | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |

|                |                            |
|----------------|----------------------------|
| <i>pAData</i>  | input matrix A             |
| <i>pBData</i>  | input matrix B             |
| <i>pResult</i> | array for the output data. |

**32.7.82** void PQ\_VectorDotProduct ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | length of vector                  |
| <i>pAData</i>  | input vector A                    |
| <i>pBData</i>  | input vector B                    |
| <i>pResult</i> | array for the output data.        |

**32.7.83** void PQ\_MatrixInversion ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pTmpData*, void \* *pResult* )

Parameters

|                 |                                                                                                                                                                                                                 |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>   | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pData</i>    | input matrix                                                                                                                                                                                                    |
| <i>pTmpData</i> | input temporary matrix, pTmpData length not less than pData length and 1024 words is sufficient for the largest supported matrix.                                                                               |
| <i>pResult</i>  | array for the output data, round down for fixed point.                                                                                                                                                          |

**32.7.84** void PQ\_MatrixTranspose ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )

## Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pData</i>   | input matrix                                                                                                                                                                                                    |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

**32.7.85 void PQ\_MatrixScale ( POWERQUAD\_Type \* *base*, uint32\_t *length*, float *misc*, const void \* *pData*, void \* *pResult* )**

## Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>misc</i>    | scaling parameters                                                                                                                                                                                              |
| <i>pData</i>   | input matrix                                                                                                                                                                                                    |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

## Chapter 33

# PRINCE: PRINCE bus crypto engine

### 33.1 Overview

The MCUXpresso SDK provides a peripheral driver for the PRINCE bus crypto engine module of MCU-Xpresso SDK devices.

..

This example code shows how to use the PRINCE driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/prince

### Typedefs

- typedef enum `_skboot_status` `skboot_status_t`  
*Secure status enumeration.*
- typedef enum `_secure_bool` `secure_bool_t`  
*Secure boolean enumeration.*
- typedef enum `_prince_region` `prince_region_t`  
*Prince region.*
- typedef enum `_prince_lock` `prince_lock_t`  
*Prince lock.*
- typedef enum `_prince_flags` `prince_flags_t`  
*Prince flag.*

### Enumerations

- enum `_skboot_status` {  
    `kStatus_SKBOOT_Success` = 0x5ac3c35au,  
    `kStatus_SKBOOT_Fail` = 0xc35ac35au,  
    `kStatus_SKBOOT_InvalidArgument` = 0xc35a5ac3u,  
    `kStatus_SKBOOT_KeyStoreMarkerInvalid` = 0xc3c35a5au,  
    `kStatus_SKBOOT_HashcryptFinishedWithStatusSuccess`,  
    `kStatus_SKBOOT_HashcryptFinishedWithStatusFail`,  
    `kStatus_SKBOOT_Success` = 0x5ac3c35au,  
    `kStatus_SKBOOT_Fail` = 0xc35ac35au,  
    `kStatus_SKBOOT_InvalidArgument` = 0xc35a5ac3u,  
    `kStatus_SKBOOT_KeyStoreMarkerInvalid` = 0xc3c35a5au }  
*Secure status enumeration.*
- enum `_secure_bool` {

```

kSECURE_TRUE = 0xc33cc33cU,
kSECURE_FALSE = 0x5aa55aa5U,
kSECURE_CALLPROTECT_SECURITY_FLAGS = 0xc33c5aa5U,
kSECURE_CALLPROTECT_IS_APP_READY = 0x5aa5c33cU,
kSECURE_TRACKER_VERIFIED = 0x55aacc33U,
kSECURE_TRUE = 0xc33cc33cU,
kSECURE_FALSE = 0x5aa55aa5U }

```

*Secure boolean enumeration.*

- enum `_prince_region` {  
`kPRINCE_Region0` = 0U,  
`kPRINCE_Region1` = 1U,  
`kPRINCE_Region2` = 2U }

*Prince region.*

- enum `_prince_lock` {  
`kPRINCE_Region0Lock` = 1U,  
`kPRINCE_Region1Lock` = 2U,  
`kPRINCE_Region2Lock` = 4U,  
`kPRINCE_MaskLock` = 256U }

*Prince lock.*

- enum `_prince_flags` {  
`kPRINCE_Flag_None` = 0U,  
`kPRINCE_Flag_EraseCheck` = 1U,  
`kPRINCE_Flag_WriteCheck` = 2U }

*Prince flag.*

## Functions

- static void `PRINCE_EncryptEnable` (`PRINCE_Type *base`)  
*Enable data encryption.*
- static void `PRINCE_EncryptDisable` (`PRINCE_Type *base`)  
*Disable data encryption.*
- static bool `PRINCE_IsEncryptEnable` (`PRINCE_Type *base`)  
*Is Enable data encryption.*
- static void `PRINCE_SetMask` (`PRINCE_Type *base`, `uint64_t mask`)  
*Sets PRINCE data mask.*
- static void `PRINCE_SetLock` (`PRINCE_Type *base`, `uint32_t lock`)  
*Locks access for specified region registers or data mask register.*
- `status_t PRINCE_GenNewIV` (`prince_region_t region`, `uint8_t *iv_code`, `bool store`, `flash_config_t *flash_context`)  
*Generate new IV code.*
- `status_t PRINCE_LoadIV` (`prince_region_t region`, `uint8_t *iv_code`)  
*Load IV code.*
- `status_t PRINCE_SetEncryptForAddressRange` (`prince_region_t region`, `uint32_t start_address`, `uint32_t length`, `flash_config_t *flash_context`, `bool regenerate_iv`)  
*Allow encryption/decryption for specified address range.*
- `status_t PRINCE_GetRegionSREnable` (`PRINCE_Type *base`, `prince_region_t region`, `uint32_t *sr_enable`)  
*Gets the PRINCE Sub-Region Enable register.*

- `status_t PRINCE_GetRegionBaseAddress` (PRINCE\_Type \*base, `prince_region_t` region, `uint32_t` \*region\_base\_addr)  
*Gets the PRINCE region base address register.*
- `status_t PRINCE_SetRegionIV` (PRINCE\_Type \*base, `prince_region_t` region, `const uint8_t` iv[8])  
*Sets the PRINCE region IV.*
- `status_t PRINCE_SetRegionBaseAddress` (PRINCE\_Type \*base, `prince_region_t` region, `uint32_t` region\_base\_addr)  
*Sets the PRINCE region base address.*
- `status_t PRINCE_SetRegionSREnable` (PRINCE\_Type \*base, `prince_region_t` region, `uint32_t` sr\_enable)  
*Sets the PRINCE Sub-Region Enable register.*
- `status_t PRINCE_FlashEraseWithChecker` (`flash_config_t` \*config, `uint32_t` start, `uint32_t` lengthInBytes, `uint32_t` key)  
*Erases the flash sectors encompassed by parameters passed into function.*
- `status_t PRINCE_FlashProgramWithChecker` (`flash_config_t` \*config, `uint32_t` start, `uint8_t` \*src, `uint32_t` lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*

## Driver version

- `#define FSL_PRINCE_DRIVER_VERSION` (MAKE\_VERSION(2, 6, 0))  
*PRINCE driver version 2.6.0.*

## 33.2 Macro Definition Documentation

### 33.2.1 `#define FSL_PRINCE_DRIVER_VERSION` (MAKE\_VERSION(2, 6, 0))

Current version: 2.6.0

Change log:

- Version 2.0.0
  - Initial version.
- Version 2.1.0
  - Update for the A1 rev. of LPC55Sxx serie.
- Version 2.2.0
  - Add runtime checking of the A0 and A1 rev. of LPC55Sxx serie to support both silicone revisions.
- Version 2.3.0
  - Add support for LPC55S1x and LPC55S2x series
- Version 2.3.0
  - Fix MISRA-2012 issues.
- Version 2.3.1
  - Add support for LPC55S0x series
- Version 2.3.2
  - Fix documentation of enumeration. Extend PRINCE example.
- Version 2.4.0
  - Add support for LPC55S3x series

- Version 2.5.0
  - Add PRINCE\_Config() and PRINCE\_Reconfig() features.
- Version 2.5.1
  - Fix build error due to renamed symbols
- Version 2.6.0
  - Renamed CSS to ELS

### 33.3 Typedef Documentation

#### 33.3.1 typedef enum \_skboot\_status skboot\_status\_t

#### 33.3.2 typedef enum \_secure\_bool secure\_bool\_t

#### 33.3.3 typedef enum \_prince\_region prince\_region\_t

#### 33.3.4 typedef enum \_prince\_lock prince\_lock\_t

#### 33.3.5 typedef enum \_prince\_flags prince\_flags\_t

### 33.4 Enumeration Type Documentation

#### 33.4.1 enum \_skboot\_status

Enumerator

- kStatus\_SKBOOT\_Success* SKBOOT return success status.
- kStatus\_SKBOOT\_Fail* SKBOOT return fail status.
- kStatus\_SKBOOT\_InvalidArgument* SKBOOT return invalid argument status.
- kStatus\_SKBOOT\_KeyStoreMarkerInvalid* SKBOOT return Keystore invalid Marker status.
- kStatus\_SKBOOT\_HashcryptFinishedWithStatusSuccess* SKBOOT return Hashcrypt finished with the success status.
- kStatus\_SKBOOT\_HashcryptFinishedWithStatusFail* SKBOOT return Hashcrypt finished with the fail status.
- kStatus\_SKBOOT\_Success* PRINCE Success.
- kStatus\_SKBOOT\_Fail* PRINCE Fail.
- kStatus\_SKBOOT\_InvalidArgument* PRINCE Invalid argument.
- kStatus\_SKBOOT\_KeyStoreMarkerInvalid* PRINCE Invalid marker.

#### 33.4.2 enum \_secure\_bool

Enumerator

- kSECURE\_TRUE* Secure true flag.



*kSECURE\_FALSE* Secure false flag.  
*kSECURE\_CALLPROTECT\_SECURITY\_FLAGS* Secure call protect the security flag.  
*kSECURE\_CALLPROTECT\_IS\_APP\_READY* Secure call protect the app is ready flag.  
*kSECURE\_TRACKER\_VERIFIED* Secure tracker verified flag.  
*kSECURE\_TRUE* PRINCE true.  
*kSECURE\_FALSE* PRINCE false.

### 33.4.3 enum \_prince\_region

Enumerator

*kPRINCE\_Region0* PRINCE region 0.  
*kPRINCE\_Region1* PRINCE region 1.  
*kPRINCE\_Region2* PRINCE region 2.

### 33.4.4 enum \_prince\_lock

Enumerator

*kPRINCE\_Region0Lock* PRINCE region 0 lock.  
*kPRINCE\_Region1Lock* PRINCE region 1 lock.  
*kPRINCE\_Region2Lock* PRINCE region 2 lock.  
*kPRINCE\_MaskLock* PRINCE mask register lock.

### 33.4.5 enum \_prince\_flags

Enumerator

*kPRINCE\_Flag\_None* PRINCE Flag None.  
*kPRINCE\_Flag\_EraseCheck* PRINCE Flag Erase check.  
*kPRINCE\_Flag\_WriteCheck* PRINCE Flag Write check.

## 33.5 Function Documentation

### 33.5.1 static void PRINCE\_EncryptEnable ( PRINCE\_Type \* *base* ) [*inline*], [*static*]

This function enables PRINCE on-the-fly data encryption.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

### 33.5.2 static void PRINCE\_EncryptDisable ( PRINCE\_Type \* *base* ) [inline], [static]

This function disables PRINCE on-the-fly data encryption.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

### 33.5.3 static bool PRINCE\_IsEncryptEnable ( PRINCE\_Type \* *base* ) [inline], [static]

This function test if PRINCE on-the-fly data encryption is enabled.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

Returns

true if enabled, false if not

### 33.5.4 static void PRINCE\_SetMask ( PRINCE\_Type \* *base*, uint64\_t *mask* ) [inline], [static]

This function sets the PRINCE mask that is used to mask decrypted data.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
| <i>mask</i> | 64-bit data mask value.    |

### 33.5.5 static void PRINCE\_SetLock ( PRINCE\_Type \* *base*, uint32\_t *lock* ) [inline], [static]

This function sets lock on specified region registers or mask register.

## Parameters

|             |                                                                                                     |
|-------------|-----------------------------------------------------------------------------------------------------|
| <i>base</i> | PRINCE peripheral address.                                                                          |
| <i>lock</i> | registers to lock. This is a logical OR of members of the enumeration <a href="#">prince_lock_t</a> |

### 33.5.6 **status\_t PRINCE\_GenNewIV ( prince\_region\_t region, uint8\_t \* iv\_code, bool store, flash\_config\_t \* flash\_context )**

This function generates new IV code and stores it into the persistent memory. Ensure about 800 bytes free space on the stack when calling this routine with the store parameter set to true!

## Parameters

|                      |                                                                                     |
|----------------------|-------------------------------------------------------------------------------------|
| <i>region</i>        | PRINCE region index.                                                                |
| <i>iv_code</i>       | IV code pointer used for storing the newly generated 52 bytes long IV code.         |
| <i>store</i>         | flag to allow storing the newly generated IV code into the persistent memory (FFR). |
| <i>flash_context</i> | pointer to the flash driver context structure.                                      |

## Returns

kStatus\_Success upon success

kStatus\_Fail otherwise, kStatus\_Fail is also returned if the key code for the particular PRINCE region is not present in the keystore (though new IV code has been provided)

### 33.5.7 **status\_t PRINCE\_LoadIV ( prince\_region\_t region, uint8\_t \* iv\_code )**

This function enables IV code loading into the PRINCE bus encryption engine.

## Parameters

|                |                                               |
|----------------|-----------------------------------------------|
| <i>region</i>  | PRINCE region index.                          |
| <i>iv_code</i> | IV code pointer used for passing the IV code. |

## Returns

kStatus\_Success upon success

kStatus\_Fail otherwise

### 33.5.8 `status_t PRINCE_SetEncryptForAddressRange ( prince_region_t region, uint32_t start_address, uint32_t length, flash_config_t * flash_context, bool regenerate_iv )`

This function sets the encryption/decryption for specified address range. The SR mask value for the selected Prince region is calculated from provided `start_address` and `length` parameters. This calculated value is OR'ed with the actual SR mask value and stored into the PRINCE `SR_ENABLE` register and also into the persistent memory (FFR) to be used after the device reset. It is possible to define several nonadjacent encrypted areas within one Prince region when calling this function repeatedly. If the `length` parameter is set to 0, the SR mask value is set to 0 and thus the encryption/decryption for the whole selected Prince region is disabled. Ensure about 800 bytes free space on the stack when calling this routine!

Parameters

|                      |                                                                                                                 |
|----------------------|-----------------------------------------------------------------------------------------------------------------|
| <i>region</i>        | PRINCE region index.                                                                                            |
| <i>start_address</i> | start address of the area to be encrypted/decrypted.                                                            |
| <i>length</i>        | length of the area to be encrypted/decrypted.                                                                   |
| <i>flash_context</i> | pointer to the flash driver context structure.                                                                  |
| <i>regenerate_iv</i> | flag to allow IV code regenerating, storing into the persistent memory (FFR) and loading into the PRINCE engine |

Returns

`kStatus_Success` upon success  
`kStatus_Fail` otherwise

### 33.5.9 `status_t PRINCE_GetRegionSREnable ( PRINCE_Type * base, prince_region_t region, uint32_t * sr_enable )`

This function gets PRINCE `SR_ENABLE` register.

Parameters

|                  |                                     |
|------------------|-------------------------------------|
| <i>base</i>      | PRINCE peripheral address.          |
| <i>region</i>    | PRINCE region index.                |
| <i>sr_enable</i> | Sub-Region Enable register pointer. |

Returns

`kStatus_Success` upon success  
`kStatus_InvalidArgument`

**33.5.10** `status_t PRINCE_GetRegionBaseAddress ( PRINCE_Type * base,  
prince_region_t region, uint32_t * region_base_addr )`

This function gets PRINCE BASE\_ADDR register.

## Parameters

|                               |                              |
|-------------------------------|------------------------------|
| <i>base</i>                   | PRINCE peripheral address.   |
| <i>region</i>                 | PRINCE region index.         |
| <i>region_base_-<br/>addr</i> | Region base address pointer. |

## Returns

kStatus\_Success upon success  
kStatus\_InvalidArgument

### 33.5.11 `status_t PRINCE_SetRegionIV ( PRINCE_Type * base, prince_region_t region, const uint8_t iv[8] )`

This function sets specified AES IV for the given region.

## Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>base</i>   | PRINCE peripheral address.                       |
| <i>region</i> | Selection of the PRINCE region to be configured. |
| <i>iv</i>     | 64-bit AES IV in little-endian byte order.       |

### 33.5.12 `status_t PRINCE_SetRegionBaseAddress ( PRINCE_Type * base, prince_region_t region, uint32_t region_base_addr )`

This function configures PRINCE region base address.

## Parameters

|                               |                                                  |
|-------------------------------|--------------------------------------------------|
| <i>base</i>                   | PRINCE peripheral address.                       |
| <i>region</i>                 | Selection of the PRINCE region to be configured. |
| <i>region_base_-<br/>addr</i> | Base Address for region.                         |

### 33.5.13 `status_t PRINCE_SetRegionSREnable ( PRINCE_Type * base, prince_region_t region, uint32_t sr_enable )`

This function configures PRINCE SR\_ENABLE register.

## Parameters

|                  |                                                  |
|------------------|--------------------------------------------------|
| <i>base</i>      | PRINCE peripheral address.                       |
| <i>region</i>    | Selection of the PRINCE region to be configured. |
| <i>sr_enable</i> | Sub-Region Enable register value.                |

### 33.5.14 `status_t PRINCE_FlashEraseWithChecker ( flash_config_t * config, uint32_t start, uint32_t lengthInBytes, uint32_t key )`

This function erases the appropriate number of flash sectors based on the desired start address and length. It deals with the flash erase function complementary to the standard erase API of the IAP1 driver. This implementation additionally checks if the whole encrypted PRINCE subregions are erased at once to avoid secrets revealing. The checker implementation is limited to one contiguous PRINCE-controlled memory area.

## Parameters

|                      |                                                                                                                     |
|----------------------|---------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the flash driver context structure.                                                                  |
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address needs to be prince-sburegion-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be prince-sburegion-size-aligned.           |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                                    |

## Returns

[kStatus\\_FLASH\\_Success](#) API was executed successfully.  
[kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.  
[kStatus\\_FLASH\\_AlignmentError](#) The parameter is not aligned with the specified baseline.  
[kStatus\\_FLASH\\_AddressError](#) The address is out of range.  
[kStatus\\_FLASH\\_EraseKeyError](#) The API erase key is invalid.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.  
[kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.  
[kStatus\\_FLASH\\_EncryptedRegionsEraseNotDoneAtOnce](#) Encrypted flash subregions are not erased at once.

### 33.5.15 `status_t PRINCE_FlashProgramWithChecker ( flash_config_t * config, uint32_t start, uint8_t * src, uint32_t lengthInBytes )`

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length. It deals with the flash program function complementary to the standard program API of the IAPI driver. This implementation additionally checks if the whole PRINCE subregions are programmed at once to avoid secrets revealing. The checker implementation is limited to one contiguous PRINCE-controlled memory area.

Parameters

|                      |                                                                                                                |
|----------------------|----------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the flash driver context structure.                                                             |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be prince-sburegion-aligned.              |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.                                |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be prince-sburegion-size-aligned. |

Returns

- [kStatus\\_FLASH\\_Success](#) API was executed successfully.
- [kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.
- [kStatus\\_FLASH\\_AlignmentError](#) Parameter is not aligned with the specified baseline.
- [kStatus\\_FLASH\\_AddressError](#) Address is out of range.
- [kStatus\\_FLASH\\_AccessError](#) Invalid instruction codes and out-of bounds addresses.
- [kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.
- [kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.
- [kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.
- [kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.
- [kStatus\\_FLASH\\_SizeError](#) Encrypted flash subregions are not programmed at once.



## Chapter 34

# PUF: Physical Unclonable Function

### 34.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Physical Unclonable Function (PUF) module of MCUXpresso SDK devices. The PUF controller provides a secure key storage without injecting or provisioning device unique PUF root key.

Blocking synchronous APIs are provided for generating the activation code, intrinsic key generation, storing and reconstructing keys using PUF hardware. The PUF operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until a PUF operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

### 34.2 PUF Driver Initialization and deinitialization

PUF Driver is initialized by calling the PUF\_Init() function, it resets the PUF module, enables its clock and enables power to PUF SRAM. PUF Driver is deinitialized by calling the PUF\_Deinit() function, it disables PUF module clock, asserts peripheral reset and disables power to PUF SRAM.

### 34.3 Comments about API usage in RTOS

PUF operations provided by this driver are not re-entrant. Thus, application software shall ensure the PUF module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

### 34.4 Comments about API usage in interrupt handler

All APIs can be used from interrupt handler although execution time shall be considered (interrupt latency of equal and lower priority interrupts increases).

### 34.5 PUF Driver Examples

#### 34.5.1 Simple examples

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/puf

### Macros

- #define PUF\_GET\_KEY\_CODE\_SIZE\_FOR\_KEY\_SIZE(x) (((160u + (((x) << 3) + 255u) >> 8) << 8)) >> 3)  
*Get Key Code size in bytes from key size in bytes at compile time.*

## Typedefs

- typedef enum `_puf_key_slot` `puf_key_slot_t`  
*PUF key slot.*

## Enumerations

- enum `_puf_key_slot` {  
  `kPUF_KeySlot0` = 0U,  
  `kPUF_KeySlot1` = 1U }  
*PUF key slot.*
- enum  
*PUF status return codes.*

## Driver version

- #define `FSL_PUF_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 6)`)  
*PUF driver version.*

## 34.6 Macro Definition Documentation

### 34.6.1 #define FSL\_PUF\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 6))

Version 2.1.6.

Current version: 2.1.6

Change log:

- 2.0.0
  - Initial version.
- 2.0.1
  - Fixed `puf_wait_usec` function optimization issue.
- 2.0.2
  - Add PUF configuration structure and support for PUF SRAM controller. Remove magic constants.
- 2.0.3
  - Fix MISRA C-2012 issue.
- 2.1.0
  - Align driver with PUF SRAM controller registers on LPCXpresso55s16.
  - Update initialization logic .
- 2.1.1
  - Fix ARMGCC build warning .
- 2.1.2
  - Update: Add automatic big to little endian swap for user (pre-shared) keys destined to secret hardware bus (PUF key index 0).
- 2.1.3
  - Fix MISRA C-2012 issue.
- 2.1.4

- Replace register `uint32_t ticksCount` with `volatile uint32_t ticksCount` in `puf_wait_usec()` to prevent optimization out delay loop.
- 2.1.5
  - Use common SDK delay in `puf_wait_usec()`
- 2.1.6
  - Changed wait time in `PUF_Init()`, when initialization fails it will try `PUF_Powercycle()` with shorter time. If this shorter time will also fail, initialization will be tried with worst case time as before.

**34.6.2** `#define PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE( x ) ((160u + (((x) << 3) + 255u) >> 8) << 8)) >> 3)`

## 34.7 Typedef Documentation

**34.7.1** `typedef enum _puf_key_slot puf_key_slot_t`

## 34.8 Enumeration Type Documentation

**34.8.1** `enum _puf_key_slot`

Enumerator

*kPUF\_KeySlot0* PUF key slot 0.

*kPUF\_KeySlot1* PUF key slot 1.

**34.8.2** `anonymous enum`

# Chapter 35

## RNG: Random Number Generator

### 35.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Random Number Generator module of MCUXpresso SDK devices.

The Random Number Generator is a hardware module that generates 32-bit random numbers. A typical consumer is a pseudo random number generator (PRNG) which can be implemented to achieve both true randomness and cryptographic strength random numbers using the RNG output as its entropy seed. The data generated by a RNG is intended for direct use by functions that generate secret keys, per-message secrets, random challenges, and other similar quantities used in cryptographic algorithms.

### 35.2 Get random data from RNG

1. [RNG\\_GetRandomData\(\)](#) function gets random data from the RNG module.

This example code shows how to get 128-bit random data from the RNG driver.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rng`

### Functions

- void [RNG\\_Init](#) (RNG\_Type \*base)  
*Initializes the RNG.*
- void [RNG\\_Deinit](#) (RNG\_Type \*base)  
*Shuts down the RNG.*
- [status\\_t RNG\\_GetRandomData](#) (RNG\_Type \*base, void \*data, size\_t dataSize)  
*Gets random data.*
- static [uint32\\_t RNG\\_GetRandomWord](#) (RNG\_Type \*base)  
*Returns random 32-bit number.*

### Driver version

- `#define FSL\_RNG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))`  
*RNG driver version.*

### 35.3 Macro Definition Documentation

#### 35.3.1 `#define FSL\_RNG\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))`

Version 2.0.3.

Current version: 2.0.3

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Fix MISRA C-2012 issue.
- Version 2.0.2
  - Add RESET\_PeripheralReset function inside RNG\_Init and RNG\_Deinit functions.
- Version 2.0.3
  - Modified RNG\_Init and RNG\_GetRandomData functions, added rng\_accumulateEntropy and rng\_readEntropy functions.
  - These changes are reflecting recommended usage of RNG according to device UM.

## 35.4 Function Documentation

### 35.4.1 void RNG\_Init ( RNG\_Type \* *base* )

This function initializes the RNG. When called, the RNG module and ring oscillator is enabled.

Parameters

|             |                  |
|-------------|------------------|
| <i>base</i> | RNG base address |
|-------------|------------------|

Returns

If successful, returns the kStatus\_RNG\_Success. Otherwise, it returns an error.

### 35.4.2 void RNG\_Deinit ( RNG\_Type \* *base* )

This function shuts down the RNG.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | RNG base address. |
|-------------|-------------------|

### 35.4.3 status\_t RNG\_GetRandomData ( RNG\_Type \* *base*, void \* *data*, size\_t *dataSize* )

This function gets random data from the RNG.

## Parameters

|                 |                                                   |
|-----------------|---------------------------------------------------|
| <i>base</i>     | RNG base address.                                 |
| <i>data</i>     | Pointer address used to store random data.        |
| <i>dataSize</i> | Size of the buffer pointed by the data parameter. |

## Returns

random data

#### 35.4.4 `static uint32_t RNG_GetRandomWord ( RNG_Type * base ) [inline], [static]`

This function gets random number from the RNG.

## Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | RNG base address. |
|-------------|-------------------|

## Returns

random number

# Chapter 36

## SCTimer: SCTimer/PWM (SCT)

### 36.1 Overview

The MCUXpresso SDK provides a driver for the SCTimer Module (SCT) of MCUXpresso SDK devices.

### 36.2 Function groups

The SCTimer driver supports the generation of PWM signals. The driver also supports enabling events in various states of the SCTimer and the actions that will be triggered when an event occurs.

#### 36.2.1 Initialization and deinitialization

The function `SCTIMER_Init()` initializes the SCTimer with specified configurations. The function `SCTIMER_GetDefaultConfig()` gets the default configurations.

The function `SCTIMER_Deinit()` halts the SCTimer counter and turns off the module clock.

#### 36.2.2 PWM Operations

The function `SCTIMER_SetupPwm()` sets up SCTimer channels for PWM output. The function can set up the PWM signal properties duty cycle and level-mode (active low or high) to use. However, the same PWM period and PWM mode (edge or center-aligned) is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 1 and 100.

The function `SCTIMER_UpdatePwmDutycycle()` updates the PWM signal duty cycle of a particular SCTimer channel.

#### 36.2.3 Status

Provides functions to get and clear the SCTimer status.

#### 36.2.4 Interrupt

Provides functions to enable/disable SCTimer interrupts and get current enabled interrupts.

## 36.3 SCTimer State machine and operations

The SCTimer has 10 states and each state can have a set of events enabled that can trigger a user specified action when the event occurs.

### 36.3.1 SCTimer event operations

The user can create an event and enable it in the current state using the functions [SCTIMER\\_CreateAndScheduleEvent\(\)](#) and [SCTIMER\\_ScheduleEvent\(\)](#). [SCTIMER\\_CreateAndScheduleEvent\(\)](#) creates a new event based on the users preference and enables it in the current state. [SCTIMER\\_ScheduleEvent\(\)](#) enables an event created earlier in the current state.

### 36.3.2 SCTimer state operations

The user can get the current state number by calling [SCTIMER\\_GetCurrentState\(\)](#), they can use this state number to set state transitions when a particular event is triggered.

Once the user has created and enabled events for the current state they can go to the next state by calling the function [SCTIMER\\_IncreaseState\(\)](#). The user can then start creating events to be enabled in this new state.

### 36.3.3 SCTimer action operations

There are a set of functions that decide what action should be taken when an event is triggered. [SCTIMER\\_SetupCaptureAction\(\)](#) sets up which counter to capture and which capture register to read on event trigger. [SCTIMER\\_SetupNextStateAction\(\)](#) sets up which state the SCTimer state machine should transition to on event trigger. [SCTIMER\\_SetupOutputSetAction\(\)](#) sets up which pin to set on event trigger. [SCTIMER\\_SetupOutputClearAction\(\)](#) sets up which pin to clear on event trigger. [SCTIMER\\_SetupOutputToggleAction\(\)](#) sets up which pin to toggle on event trigger. [SCTIMER\\_SetupCounterLimitAction\(\)](#) sets up which counter will be limited on event trigger. [SCTIMER\\_SetupCounterStopAction\(\)](#) sets up which counter will be stopped on event trigger. [SCTIMER\\_SetupCounterStartAction\(\)](#) sets up which counter will be started on event trigger. [SCTIMER\\_SetupCounterHaltAction\(\)](#) sets up which counter will be halted on event trigger. [SCTIMER\\_SetupDmaTriggerAction\(\)](#) sets up which DMA request will be activated on event trigger.

## 36.4 16-bit counter mode

The SCTimer is configurable to run as two 16-bit counters via the `enableCounterUnify` flag that is available in the configuration structure passed in to the [SCTIMER\\_Init\(\)](#) function.

When operating in 16-bit mode, it is important the user specify the appropriate counter to use when working with the functions: [SCTIMER\\_StartTimer\(\)](#), [SCTIMER\\_StopTimer\(\)](#), [SCTIMER\\_CreateAndScheduleEvent\(\)](#), [SCTIMER\\_SetupCaptureAction\(\)](#), [SCTIMER\\_SetupCounterLimitAction\(\)](#), [SCTIM-](#)



[ER\\_SetupCounterStopAction\(\)](#), [SCTIMER\\_SetupCounterStartAction\(\)](#), and [SCTIMER\\_SetupCounterHaltAction\(\)](#).

## 36.5 Typical use case

### 36.5.1 PWM output

Output a PWM signal on 2 SCTimer channels with different duty cycles. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sctimer`

#### Files

- file [fsl\\_sctimer.h](#)

#### Data Structures

- struct [\\_sctimer\\_pwm\\_signal\\_param](#)  
*Options to configure a SCTimer PWM signal. [More...](#)*
- struct [\\_sctimer\\_config](#)  
*SCTimer configuration structure. [More...](#)*

#### Typedefs

- typedef enum [\\_sctimer\\_pwm\\_mode](#) [sctimer\\_pwm\\_mode\\_t](#)  
*SCTimer PWM operation modes.*
- typedef enum [\\_sctimer\\_counter](#) [sctimer\\_counter\\_t](#)  
*SCTimer counters type.*
- typedef enum [\\_sctimer\\_input](#) [sctimer\\_input\\_t](#)  
*List of SCTimer input pins.*
- typedef enum [\\_sctimer\\_out](#) [sctimer\\_out\\_t](#)  
*List of SCTimer output pins.*
- typedef enum  
[\\_sctimer\\_pwm\\_level\\_select](#) [sctimer\\_pwm\\_level\\_select\\_t](#)  
*SCTimer PWM output pulse mode: high-true, low-true or no output.*
- typedef struct  
[\\_sctimer\\_pwm\\_signal\\_param](#) [sctimer\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a SCTimer PWM signal.*
- typedef enum [\\_sctimer\\_clock\\_mode](#) [sctimer\\_clock\\_mode\\_t](#)  
*SCTimer clock mode options.*
- typedef enum [\\_sctimer\\_clock\\_select](#) [sctimer\\_clock\\_select\\_t](#)  
*SCTimer clock select options.*
- typedef enum  
[\\_sctimer\\_conflict\\_resolution](#) [sctimer\\_conflict\\_resolution\\_t](#)  
*SCTimer output conflict resolution options.*
- typedef enum  
[\\_sctimer\\_event\\_active\\_direction](#) [sctimer\\_event\\_active\\_direction\\_t](#)  
*List of SCTimer event generation active direction when the counters are operating in BIDIR mode.*
- typedef enum [\\_sctimer\\_event](#) [sctimer\\_event\\_t](#)  
*List of SCTimer event types.*

- typedef void(\* `sctimer_event_callback_t`)(void)  
*SCTimer callback typedef.*
- typedef enum  
`_sctimer_interrupt_enable` `sctimer_interrupt_enable_t`  
*List of SCTimer interrupts.*
- typedef enum `_sctimer_status_flags` `sctimer_status_flags_t`  
*List of SCTimer flags.*
- typedef struct `_sctimer_config` `sctimer_config_t`  
*SCTimer configuration structure.*

## Enumerations

- enum `_sctimer_pwm_mode` {  
`kSCTIMER_EdgeAlignedPwm` = 0U,  
`kSCTIMER_CenterAlignedPwm` }  
*SCTimer PWM operation modes.*
- enum `_sctimer_counter` {  
`kSCTIMER_Counter_L` = (1U << 0),  
`kSCTIMER_Counter_H` = (1U << 1),  
`kSCTIMER_Counter_U` = (1U << 2) }  
*SCTimer counters type.*
- enum `_sctimer_input` {  
`kSCTIMER_Input_0` = 0U,  
`kSCTIMER_Input_1`,  
`kSCTIMER_Input_2`,  
`kSCTIMER_Input_3`,  
`kSCTIMER_Input_4`,  
`kSCTIMER_Input_5`,  
`kSCTIMER_Input_6`,  
`kSCTIMER_Input_7` }  
*List of SCTimer input pins.*
- enum `_sctimer_out` {  
`kSCTIMER_Out_0` = 0U,  
`kSCTIMER_Out_1`,  
`kSCTIMER_Out_2`,  
`kSCTIMER_Out_3`,  
`kSCTIMER_Out_4`,  
`kSCTIMER_Out_5`,  
`kSCTIMER_Out_6`,  
`kSCTIMER_Out_7`,  
`kSCTIMER_Out_8`,  
`kSCTIMER_Out_9` }  
*List of SCTimer output pins.*
- enum `_sctimer_pwm_level_select` {  
`kSCTIMER_LowTrue` = 0U,  
`kSCTIMER_HighTrue` }  
*SCTimer PWM output pulse mode: high-true, low-true or no output.*

- `enum _sctimer_clock_mode` {  
`kSCTIMER_System_ClockMode = 0U,`  
`kSCTIMER_Sampled_ClockMode,`  
`kSCTIMER_Input_ClockMode,`  
`kSCTIMER_Asynchronous_ClockMode` }  
*SCTimer clock mode options.*
- `enum _sctimer_clock_select` {  
`kSCTIMER_Clock_On_Rise_Input_0 = 0U,`  
`kSCTIMER_Clock_On_Fall_Input_0,`  
`kSCTIMER_Clock_On_Rise_Input_1,`  
`kSCTIMER_Clock_On_Fall_Input_1,`  
`kSCTIMER_Clock_On_Rise_Input_2,`  
`kSCTIMER_Clock_On_Fall_Input_2,`  
`kSCTIMER_Clock_On_Rise_Input_3,`  
`kSCTIMER_Clock_On_Fall_Input_3,`  
`kSCTIMER_Clock_On_Rise_Input_4,`  
`kSCTIMER_Clock_On_Fall_Input_4,`  
`kSCTIMER_Clock_On_Rise_Input_5,`  
`kSCTIMER_Clock_On_Fall_Input_5,`  
`kSCTIMER_Clock_On_Rise_Input_6,`  
`kSCTIMER_Clock_On_Fall_Input_6,`  
`kSCTIMER_Clock_On_Rise_Input_7,`  
`kSCTIMER_Clock_On_Fall_Input_7` }  
*SCTimer clock select options.*
- `enum _sctimer_conflict_resolution` {  
`kSCTIMER_ResolveNone = 0U,`  
`kSCTIMER_ResolveSet,`  
`kSCTIMER_ResolveClear,`  
`kSCTIMER_ResolveToggle` }  
*SCTimer output conflict resolution options.*
- `enum _sctimer_event_active_direction` {  
`kSCTIMER_ActiveIndependent = 0U,`  
`kSCTIMER_ActiveInCountUp,`  
`kSCTIMER_ActiveInCountDown` }  
*List of SCTimer event generation active direction when the counters are operating in BIDIR mode.*
- `enum _sctimer_event`  
*List of SCTimer event types.*
- `enum _sctimer_interrupt_enable` {

```

kSCTIMER_Event0InterruptEnable = (1U << 0),
kSCTIMER_Event1InterruptEnable = (1U << 1),
kSCTIMER_Event2InterruptEnable = (1U << 2),
kSCTIMER_Event3InterruptEnable = (1U << 3),
kSCTIMER_Event4InterruptEnable = (1U << 4),
kSCTIMER_Event5InterruptEnable = (1U << 5),
kSCTIMER_Event6InterruptEnable = (1U << 6),
kSCTIMER_Event7InterruptEnable = (1U << 7),
kSCTIMER_Event8InterruptEnable = (1U << 8),
kSCTIMER_Event9InterruptEnable = (1U << 9),
kSCTIMER_Event10InterruptEnable = (1U << 10),
kSCTIMER_Event11InterruptEnable = (1U << 11),
kSCTIMER_Event12InterruptEnable = (1U << 12) }

```

*List of SCTimer interrupts.*

- enum `_sctimer_status_flags` {
 

```

kSCTIMER_Event0Flag = (1U << 0),
kSCTIMER_Event1Flag = (1U << 1),
kSCTIMER_Event2Flag = (1U << 2),
kSCTIMER_Event3Flag = (1U << 3),
kSCTIMER_Event4Flag = (1U << 4),
kSCTIMER_Event5Flag = (1U << 5),
kSCTIMER_Event6Flag = (1U << 6),
kSCTIMER_Event7Flag = (1U << 7),
kSCTIMER_Event8Flag = (1U << 8),
kSCTIMER_Event9Flag = (1U << 9),
kSCTIMER_Event10Flag = (1U << 10),
kSCTIMER_Event11Flag = (1U << 11),
kSCTIMER_Event12Flag = (1U << 12),
kSCTIMER_BusErrorLFlag,
kSCTIMER_BusErrorHFlag }

```

*List of SCTimer flags.*

## Driver version

- #define `FSL_SCTIMER_DRIVER_VERSION` (`MAKE_VERSION(2, 4, 9)`)  
*Version.*

## Initialization and deinitialization

- `status_t` `SCTIMER_Init` (`SCT_Type *base`, const `sctimer_config_t *config`)  
*Ungates the SCTimer clock and configures the peripheral for basic operation.*
- void `SCTIMER_Deinit` (`SCT_Type *base`)  
*Gates the SCTimer clock.*
- void `SCTIMER_GetDefaultConfig` (`sctimer_config_t *config`)  
*Fills in the SCTimer configuration structure with the default settings.*

## PWM setup operations

- `status_t SCTIMER_SetupPwm` (SCT\_Type \*base, const `sctimer_pwm_signal_param_t` \*pwmParams, `sctimer_pwm_mode_t` mode, uint32\_t pwmFreq\_Hz, uint32\_t srcClock\_Hz, uint32\_t \*event)  
*Configures the PWM signal parameters.*
- void `SCTIMER_UpdatePwmDutycycle` (SCT\_Type \*base, `sctimer_out_t` output, uint8\_t dutyCyclePercent, uint32\_t event)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- static void `SCTIMER_EnableInterrupts` (SCT\_Type \*base, uint32\_t mask)  
*Enables the selected SCTimer interrupts.*
- static void `SCTIMER_DisableInterrupts` (SCT\_Type \*base, uint32\_t mask)  
*Disables the selected SCTimer interrupts.*
- static uint32\_t `SCTIMER_GetEnabledInterrupts` (SCT\_Type \*base)  
*Gets the enabled SCTimer interrupts.*

## Status Interface

- static uint32\_t `SCTIMER_GetStatusFlags` (SCT\_Type \*base)  
*Gets the SCTimer status flags.*
- static void `SCTIMER_ClearStatusFlags` (SCT\_Type \*base, uint32\_t mask)  
*Clears the SCTimer status flags.*

## Counter Start and Stop

- static void `SCTIMER_StartTimer` (SCT\_Type \*base, uint32\_t countertoStart)  
*Starts the SCTimer counter.*
- static void `SCTIMER_StopTimer` (SCT\_Type \*base, uint32\_t countertoStop)  
*Halts the SCTimer counter.*

## Functions to create a new event and manage the state logic

- `status_t SCTIMER_CreateAndScheduleEvent` (SCT\_Type \*base, `sctimer_event_t` howToMonitor, uint32\_t matchValue, uint32\_t whichIO, `sctimer_counter_t` whichCounter, uint32\_t \*event)  
*Create an event that is triggered on a match or IO and schedule in current state.*
- void `SCTIMER_ScheduleEvent` (SCT\_Type \*base, uint32\_t event)  
*Enable an event in the current state.*
- `status_t SCTIMER_IncreaseState` (SCT\_Type \*base)  
*Increase the state by 1.*
- uint32\_t `SCTIMER_GetCurrentState` (SCT\_Type \*base)  
*Provides the current state.*
- static void `SCTIMER_SetCounterState` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, uint32\_t state)  
*Set the counter current state.*
- static uint16\_t `SCTIMER_GetCounterState` (SCT\_Type \*base, `sctimer_counter_t` whichCounter)  
*Get the counter current state value.*

## Actions to take in response to an event

- `status_t SCTIMER_SetupCaptureAction` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` \*captureRegister, `uint32_t` event)
  - Setup capture of the counter value on trigger of a selected event.*
- `void SCTIMER_SetCallback` (SCT\_Type \*base, `sctimer_event_callback_t` callback, `uint32_t` event)
  - Receive notification when the event trigger an interrupt.*
- `static void SCTIMER_SetupStateLdMethodAction` (SCT\_Type \*base, `uint32_t` event, `bool` fgLoad)
  - Change the load method of transition to the specified state.*
- `static void SCTIMER_SetupNextStateActionwithLdMethod` (SCT\_Type \*base, `uint32_t` nextState, `uint32_t` event, `bool` fgLoad)
  - Transition to the specified state with Load method.*
- `static void SCTIMER_SetupNextStateAction` (SCT\_Type \*base, `uint32_t` nextState, `uint32_t` event)
  - Transition to the specified state.*
- `static void SCTIMER_SetupEventActiveDirection` (SCT\_Type \*base, `sctimer_event_active_direction_t` activeDirection, `uint32_t` event)
  - Setup event active direction when the counters are operating in BIDIR mode.*
- `static void SCTIMER_SetupOutputSetAction` (SCT\_Type \*base, `uint32_t` whichIO, `uint32_t` event)
  - Set the Output.*
- `static void SCTIMER_SetupOutputClearAction` (SCT\_Type \*base, `uint32_t` whichIO, `uint32_t` event)
  - Clear the Output.*
- `void SCTIMER_SetupOutputToggleAction` (SCT\_Type \*base, `uint32_t` whichIO, `uint32_t` event)
  - Toggle the output level.*
- `static void SCTIMER_SetupCounterLimitAction` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` event)
  - Limit the running counter.*
- `static void SCTIMER_SetupCounterStopAction` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` event)
  - Stop the running counter.*
- `static void SCTIMER_SetupCounterStartAction` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` event)
  - Re-start the stopped counter.*
- `static void SCTIMER_SetupCounterHaltAction` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` event)
  - Halt the running counter.*
- `static void SCTIMER_SetupDmaTriggerAction` (SCT\_Type \*base, `uint32_t` dmaNumber, `uint32_t` event)
  - Generate a DMA request.*
- `static void SCTIMER_SetCOUNTValue` (SCT\_Type \*base, `sctimer_counter_t` whichCounter, `uint32_t` value)
  - Set the value of counter.*
- `static uint32_t SCTIMER_GetCOUNTValue` (SCT\_Type \*base, `sctimer_counter_t` whichCounter)
  - Get the value of counter.*
- `static void SCTIMER_SetEventInState` (SCT\_Type \*base, `uint32_t` event, `uint32_t` state)
  - Set the state mask bit field of EV\_STATE register.*
- `static void SCTIMER_ClearEventInState` (SCT\_Type \*base, `uint32_t` event, `uint32_t` state)
  - Clear the state mask bit field of EV\_STATE register.*
- `static bool SCTIMER_GetEventInState` (SCT\_Type \*base, `uint32_t` event, `uint32_t` state)
  - Get the state mask bit field of EV\_STATE register.*

- void [SCTIMER\\_EventHandleIRQ](#) (SCT\_Type \*base)  
*SCTimer interrupt handler.*

## 36.6 Data Structure Documentation

### 36.6.1 struct \_sctimer\_pwm\_signal\_param

#### Data Fields

- [sctimer\\_out\\_t](#) output  
*The output pin to use to generate the PWM signal.*
- [sctimer\\_pwm\\_level\\_select\\_t](#) level  
*PWM output active level select.*
- [uint8\\_t](#) [dutyCyclePercent](#)  
*PWM pulse width, value should be between 0 to 100 0 = always inactive signal (0% duty cycle) 100 = always active signal (100% duty cycle).*

#### Field Documentation

(1) [sctimer\\_pwm\\_level\\_select\\_t](#) [\\_sctimer\\_pwm\\_signal\\_param::level](#)

(2) [uint8\\_t](#) [\\_sctimer\\_pwm\\_signal\\_param::dutyCyclePercent](#)

### 36.6.2 struct \_sctimer\_config

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the [SCTMR\\_GetDefaultConfig\(\)](#) function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- [bool](#) [enableCounterUnify](#)  
*true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters.*
- [sctimer\\_clock\\_mode\\_t](#) [clockMode](#)  
*SCT clock mode value.*
- [sctimer\\_clock\\_select\\_t](#) [clockSelect](#)  
*SCT clock select value.*
- [bool](#) [enableBidirection\\_l](#)  
*true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter*
- [bool](#) [enableBidirection\\_h](#)  
*true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter.*
- [uint8\\_t](#) [prescale\\_l](#)  
*Prescale value to produce the L or unified counter clock.*
- [uint8\\_t](#) [prescale\\_h](#)

- *Prescale value to produce the H counter clock.*  
uint8\_t `outInitState`  
*Defines the initial output value.*
- uint8\_t `inputsync`  
*SCT INSYNC value, INSYNC field in the CONFIG register, from bit9 to bit 16.*

## Field Documentation

### (1) bool `_sctimer_config::enableCounterUnify`

User can use the 16-bit low counter and the 16-bit high counters at the same time; for Hardware limit, user can not use unified 32-bit counter and any 16-bit low/high counter at the same time.

### (2) bool `_sctimer_config::enableBidirection_h`

This field is used only if the `enableCounterUnify` is set to false

### (3) uint8\_t `_sctimer_config::prescale_h`

This field is used only if the `enableCounterUnify` is set to false

### (4) uint8\_t `_sctimer_config::inputsync`

it is used to define synchronization for input N: bit 9 = input 0 bit 10 = input 1 bit 11 = input 2 bit 12 = input 3 All other bits are reserved (bit13 ~bit 16). How User to set the the value for the member `inputsync`. IE: delay for input0, and input 1, bypasses for input 2 and input 3 MACRO definition in user level. #define INPUTSYNC0 (0U) #define INPUTSYNC1 (1U) #define INPUTSYNC2 (2U) #define INPUTSYNC3 (3U) User Code. `sctimerInfo.inputsync = (1 << INPUTSYNC2) | (1 << INPUTSYNC3);`

## 36.7 Typedef Documentation

### 36.7.1 typedef enum `_sctimer_counter` `sctimer_counter_t`

### 36.7.2 typedef enum `_sctimer_conflict_resolution` `sctimer_conflict_resolution_t`

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time



**36.7.3 typedef enum \_sctimer\_event\_active\_direction sctimer\_event\_active\_direction\_t**

**36.7.4 typedef void(\* sctimer\_event\_callback\_t)(void)**

**36.7.5 typedef struct \_sctimer\_config sctimer\_config\_t**

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the `SCTMR_GetDefaultConfig()` function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

## 36.8 Enumeration Type Documentation

**36.8.1 enum \_sctimer\_pwm\_mode**

Enumerator

*kSCTIMER\_EdgeAlignedPwm* Edge-aligned PWM.  
*kSCTIMER\_CenterAlignedPwm* Center-aligned PWM.

**36.8.2 enum \_sctimer\_counter**

Enumerator

*kSCTIMER\_Counter\_L* 16-bit Low counter.  
*kSCTIMER\_Counter\_H* 16-bit High counter.  
*kSCTIMER\_Counter\_U* 32-bit Unified counter.

**36.8.3 enum \_sctimer\_input**

Enumerator

*kSCTIMER\_Input\_0* SCTIMER input 0.  
*kSCTIMER\_Input\_1* SCTIMER input 1.  
*kSCTIMER\_Input\_2* SCTIMER input 2.  
*kSCTIMER\_Input\_3* SCTIMER input 3.  
*kSCTIMER\_Input\_4* SCTIMER input 4.  
*kSCTIMER\_Input\_5* SCTIMER input 5.  
*kSCTIMER\_Input\_6* SCTIMER input 6.  
*kSCTIMER\_Input\_7* SCTIMER input 7.

### 36.8.4 enum\_sctimer\_out

Enumerator

*kSCTIMER\_Out\_0* SCTIMER output 0.  
*kSCTIMER\_Out\_1* SCTIMER output 1.  
*kSCTIMER\_Out\_2* SCTIMER output 2.  
*kSCTIMER\_Out\_3* SCTIMER output 3.  
*kSCTIMER\_Out\_4* SCTIMER output 4.  
*kSCTIMER\_Out\_5* SCTIMER output 5.  
*kSCTIMER\_Out\_6* SCTIMER output 6.  
*kSCTIMER\_Out\_7* SCTIMER output 7.  
*kSCTIMER\_Out\_8* SCTIMER output 8.  
*kSCTIMER\_Out\_9* SCTIMER output 9.

### 36.8.5 enum\_sctimer\_pwm\_level\_select

Enumerator

*kSCTIMER\_LowTrue* Low true pulses.  
*kSCTIMER\_HighTrue* High true pulses.

### 36.8.6 enum\_sctimer\_clock\_mode

Enumerator

*kSCTIMER\_System\_ClockMode* System Clock Mode.  
*kSCTIMER\_Sampled\_ClockMode* Sampled System Clock Mode.  
*kSCTIMER\_Input\_ClockMode* SCT Input Clock Mode.  
*kSCTIMER\_Asynchronous\_ClockMode* Asynchronous Mode.

### 36.8.7 enum\_sctimer\_clock\_select

Enumerator

*kSCTIMER\_Clock\_On\_Rise\_Input\_0* Rising edges on input 0.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_0* Falling edges on input 0.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_1* Rising edges on input 1.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_1* Falling edges on input 1.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_2* Rising edges on input 2.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_2* Falling edges on input 2.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_3* Rising edges on input 3.

*kSCTIMER\_Clock\_On\_Fall\_Input\_3* Falling edges on input 3.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_4* Rising edges on input 4.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_4* Falling edges on input 4.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_5* Rising edges on input 5.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_5* Falling edges on input 5.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_6* Rising edges on input 6.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_6* Falling edges on input 6.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_7* Rising edges on input 7.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_7* Falling edges on input 7.

### 36.8.8 enum \_sctimer\_conflict\_resolution

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Enumerator

*kSCTIMER\_ResolveNone* No change.  
*kSCTIMER\_ResolveSet* Set output.  
*kSCTIMER\_ResolveClear* Clear output.  
*kSCTIMER\_ResolveToggle* Toggle output.

### 36.8.9 enum \_sctimer\_event\_active\_direction

Enumerator

*kSCTIMER\_ActiveIndependent* This event is triggered regardless of the count direction.  
*kSCTIMER\_ActiveInCountUp* This event is triggered only during up-counting when BIDIR = 1.  
*kSCTIMER\_ActiveInCountDown* This event is triggered only during down-counting when BIDIR = 1.

### 36.8.10 enum \_sctimer\_interrupt\_enable

Enumerator

*kSCTIMER\_Event0InterruptEnable* Event 0 interrupt.  
*kSCTIMER\_Event1InterruptEnable* Event 1 interrupt.  
*kSCTIMER\_Event2InterruptEnable* Event 2 interrupt.  
*kSCTIMER\_Event3InterruptEnable* Event 3 interrupt.  
*kSCTIMER\_Event4InterruptEnable* Event 4 interrupt.  
*kSCTIMER\_Event5InterruptEnable* Event 5 interrupt.  
*kSCTIMER\_Event6InterruptEnable* Event 6 interrupt.

***kSCTIMER\_Event7InterruptEnable*** Event 7 interrupt.  
***kSCTIMER\_Event8InterruptEnable*** Event 8 interrupt.  
***kSCTIMER\_Event9InterruptEnable*** Event 9 interrupt.  
***kSCTIMER\_Event10InterruptEnable*** Event 10 interrupt.  
***kSCTIMER\_Event11InterruptEnable*** Event 11 interrupt.  
***kSCTIMER\_Event12InterruptEnable*** Event 12 interrupt.

### 36.8.11 enum \_sctimer\_status\_flags

Enumerator

***kSCTIMER\_Event0Flag*** Event 0 Flag.  
***kSCTIMER\_Event1Flag*** Event 1 Flag.  
***kSCTIMER\_Event2Flag*** Event 2 Flag.  
***kSCTIMER\_Event3Flag*** Event 3 Flag.  
***kSCTIMER\_Event4Flag*** Event 4 Flag.  
***kSCTIMER\_Event5Flag*** Event 5 Flag.  
***kSCTIMER\_Event6Flag*** Event 6 Flag.  
***kSCTIMER\_Event7Flag*** Event 7 Flag.  
***kSCTIMER\_Event8Flag*** Event 8 Flag.  
***kSCTIMER\_Event9Flag*** Event 9 Flag.  
***kSCTIMER\_Event10Flag*** Event 10 Flag.  
***kSCTIMER\_Event11Flag*** Event 11 Flag.  
***kSCTIMER\_Event12Flag*** Event 12 Flag.  
***kSCTIMER\_BusErrorLFlag*** Bus error due to write when L counter was not halted.  
***kSCTIMER\_BusErrorHFlag*** Bus error due to write when H counter was not halted.

## 36.9 Function Documentation

### 36.9.1 status\_t SCTIMER\_Init ( SCT\_Type \* *base*, const sctimer\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the SCTimer driver.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

|               |                                              |
|---------------|----------------------------------------------|
| <i>config</i> | Pointer to the user configuration structure. |
|---------------|----------------------------------------------|

Returns

kStatus\_Success indicates success; Else indicates failure.

### 36.9.2 void SCTIMER\_Deinit ( SCT\_Type \* *base* )

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

### 36.9.3 void SCTIMER\_GetDefaultConfig ( sctimer\_config\_t \* *config* )

The default values are:

```
* config->enableCounterUnify = true;
* config->clockMode = kSCTIMER_System_ClockMode;
* config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0;
* config->enableBidirection_l = false;
* config->enableBidirection_h = false;
* config->prescale_l = 0U;
* config->prescale_h = 0U;
* config->outInitState = 0U;
* config->inputsync = 0xFU;
*
```

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>config</i> | Pointer to the user configuration structure. |
|---------------|----------------------------------------------|

### 36.9.4 status\_t SCTIMER\_SetupPwm ( SCT\_Type \* *base*, const sctimer\_pwm\_signal\_param\_t \* *pwmParams*, sctimer\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz*, uint32\_t \* *event* )

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function SCTIMER\_GetCurrentStateNumber(). The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

## Note

When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's `pwmFreq_Hz`.

## Parameters

|                    |                                                                                         |
|--------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>        | SCTimer peripheral base address                                                         |
| <i>pwmParams</i>   | PWM parameters to configure the output                                                  |
| <i>mode</i>        | PWM operation mode, options available in enumeration <a href="#">sctimer_pwm_mode_t</a> |
| <i>pwmFreq_Hz</i>  | PWM signal frequency in Hz                                                              |
| <i>srcClock_Hz</i> | SCTimer counter clock in Hz                                                             |
| <i>event</i>       | Pointer to a variable where the PWM period event number is stored                       |

## Returns

`kStatus_Success` on success `kStatus_Fail` If we have hit the limit in terms of number of events created or if an incorrect PWM duty cycle is passed in.

### 36.9.5 void SCTIMER\_UpdatePwmDutycycle ( SCT\_Type \* *base*, sctimer\_out\_t *output*, uint8\_t *dutyCyclePercent*, uint32\_t *event* )

Before calling this function, the counter is set to operate as one 32-bit counter (unify bit is set to 1).

## Parameters

|                          |                                                                                                                                  |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>              | SCTimer peripheral base address                                                                                                  |
| <i>output</i>            | The output to configure                                                                                                          |
| <i>dutyCycle-Percent</i> | New PWM pulse width; the value should be between 1 to 100                                                                        |
| <i>event</i>             | Event number associated with this PWM signal. This was returned to the user by the function <a href="#">SCTIMER_SetupPwm()</a> . |

### 36.9.6 static void SCTIMER\_EnableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

Parameters

|             |                                                                                                                               |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                               |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-<br/>_interrupt_enable_t</a> |

**36.9.7 static void SCTIMER\_DisableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters

|             |                                                                                                                               |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                               |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-<br/>_interrupt_enable_t</a> |

**36.9.8 static uint32\_t SCTIMER\_GetEnabledInterrupts ( SCT\_Type \* *base* )**  
**[inline], [static]**

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [sctimer\\_interrupt-  
enable\\_t](#)

**36.9.9 static uint32\_t SCTIMER\_GetStatusFlags ( SCT\_Type \* *base* ) [inline],**  
**[static]**

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

Returns

The status flags. This is the logical OR of members of the enumeration [sctimer\\_status\\_flags\\_t](#)

**36.9.10** `static void SCTIMER_ClearStatusFlags ( SCT_Type * base, uint32_t mask  
 ) [inline], [static]`



## Parameters

|             |                                                                                                                       |
|-------------|-----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                       |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">sctimer-_status_flags_t</a> |

### 36.9.11 static void SCTIMER\_StartTimer ( SCT\_Type \* *base*, uint32\_t *countertoStart* ) [inline], [static]

## Note

In 16-bit mode, we can enable both Counter\_L and Counter\_H, In 32-bit mode, we only can select Counter\_U.

## Parameters

|                       |                                                                                                                        |
|-----------------------|------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>           | SCTimer peripheral base address                                                                                        |
| <i>countertoStart</i> | The SCTimer counters to enable. This is a logical OR of members of the enumeration <a href="#">sctimer_counter_t</a> . |

### 36.9.12 static void SCTIMER\_StopTimer ( SCT\_Type \* *base*, uint32\_t *countertoStop* ) [inline], [static]

## Parameters

|                      |                                                                                                                      |
|----------------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>          | SCTimer peripheral base address                                                                                      |
| <i>countertoStop</i> | The SCTimer counters to stop. This is a logical OR of members of the enumeration <a href="#">sctimer_counter_t</a> . |

### 36.9.13 status\_t SCTIMER\_CreateAndScheduleEvent ( SCT\_Type \* *base*, sctimer\_event\_t *howToMonitor*, uint32\_t *matchValue*, uint32\_t *whichIO*, sctimer\_counter\_t *whichCounter*, uint32\_t \* *event* )

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

## Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>howToMonitor</i> | Event type; options are available in the enumeration <a href="#">sctimer_interrupt_enable_t</a>                         |
| <i>matchValue</i>   | The match value that will be programmed to a match register                                                             |
| <i>whichIO</i>      | The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"  |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>event</i>        | Pointer to a variable where the new event number is stored                                                              |

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

### 36.9.14 void SCTIMER\_ScheduleEvent ( SCT\_Type \* *base*, uint32\_t *event* )

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function [SCTIMER\\_SetupPwm\(\)](#) or function [SCTIMER\\_CreateAndScheduleEvent\(\)](#).

## Parameters

|              |                                             |
|--------------|---------------------------------------------|
| <i>base</i>  | SCTimer peripheral base address             |
| <i>event</i> | Event number to enable in the current state |

### 36.9.15 status\_t SCTIMER\_IncreaseState ( SCT\_Type \* *base* )

All future events created by calling the function [SCTIMER\\_ScheduleEvent\(\)](#) will be enabled in this new state.

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of states used

### 36.9.16 uint32\_t SCTIMER\_GetCurrentState ( SCT\_Type \* *base* )

User can use this to set the next state by calling the function [SCTIMER\\_SetupNextStateAction\(\)](#).

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

## Returns

The current state

**36.9.17** `static void SCTIMER_SetCounterState ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t state ) [inline], [static]`

The function is to set the state variable bit field of STATE register. Writing to the STATE\_L, STATE\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

## Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>state</i>        | The counter current state number (only support range from 0~31).                                                        |

**36.9.18** `static uint16_t SCTIMER_GetCounterState ( SCT_Type * base,  
sctimer_counter_t whichCounter ) [inline], [static]`

The function is to get the state variable bit field of STATE register.

## Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |

## Returns

The the counter current state value.

**36.9.19** `status_t SCTIMER_SetupCaptureAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t * captureRegister, uint32_t  
event )`

## Parameters

|                        |                                                                                                                                                                      |
|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>            | SCTimer peripheral base address                                                                                                                                      |
| <i>whichCounter</i>    | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U.                                              |
| <i>captureRegister</i> | Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered. |
| <i>event</i>           | Event number that will trigger the capture                                                                                                                           |

## Returns

kStatus\_Success on success  
kStatus\_Error if we have hit the limit in terms of number of match/capture registers available

### 36.9.20 void SCTIMER\_SetCallback ( SCT\_Type \* *base*, sctimer\_event\_callback\_t *callback*, uint32\_t *event* )

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

## Parameters

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>base</i>     | SCTimer peripheral base address                |
| <i>event</i>    | Event number that will trigger the interrupt   |
| <i>callback</i> | Function to invoke when the event is triggered |

### 36.9.21 static void SCTIMER\_SetupStateLdMethodAction ( SCT\_Type \* *base*, uint32\_t *event*, bool *fgLoad* ) [inline], [static]

Change the load method of transition, it will be triggered by the event number that is passed in by the user.

## Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

|               |                                                                                                                                                                                                                                                                                                                            |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>event</i>  | Event number that will change the method to trigger the state transition                                                                                                                                                                                                                                                   |
| <i>fgLoad</i> | The method to load highest-numbered event occurring for that state to the STATE register. <ul style="list-style-type: none"> <li>• true: Load the STATEV value to STATE when the event occurs to be the next state.</li> <li>• false: Add the STATEV value to STATE when the event occurs to be the next state.</li> </ul> |

**36.9.22** `static void SCTIMER_SetupNextStateActionwithLdMethod ( SCT_Type * base, uint32_t nextState, uint32_t event, bool fgLoad ) [inline], [static]`

This transition will be triggered by the event number that is passed in by the user, the method decide how to load the highest-numbered event occurring for that state to the STATE register.

Parameters

|                  |                                                                                                                                                                                                                                                                                                                                |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                                                                                                                                                                                                                                                                                                |
| <i>nextState</i> | The next state SCTimer will transition to                                                                                                                                                                                                                                                                                      |
| <i>event</i>     | Event number that will trigger the state transition                                                                                                                                                                                                                                                                            |
| <i>fgLoad</i>    | The method to load the highest-numbered event occurring for that state to the STATE register. <ul style="list-style-type: none"> <li>• true: Load the STATEV value to STATE when the event occurs to be the next state.</li> <li>• false: Add the STATEV value to STATE when the event occurs to be the next state.</li> </ul> |

**36.9.23** `static void SCTIMER_SetupNextStateAction ( SCT_Type * base, uint32_t nextState, uint32_t event ) [inline], [static]`

**Deprecated** Do not use this function. It has been superseded by [SCTIMER\\_SetupNextStateActionwithLdMethod](#)

This transition will be triggered by the event number that is passed in by the user.

Parameters

|                  |                                                     |
|------------------|-----------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                     |
| <i>nextState</i> | The next state SCTimer will transition to           |
| <i>event</i>     | Event number that will trigger the state transition |

**36.9.24** `static void SCTIMER_SetupEventActiveDirection ( SCT_Type * base,  
sctimer_event_active_direction_t activeDirection, uint32_t event )  
[inline], [static]`

Parameters

|                        |                                                                                           |
|------------------------|-------------------------------------------------------------------------------------------|
| <i>base</i>            | SCTimer peripheral base address                                                           |
| <i>activeDirection</i> | Event generation active direction, see <a href="#">sctimer_event_active_direction_t</a> . |
| <i>event</i>           | Event number that need setup the active direction.                                        |

**36.9.25** `static void SCTIMER_SetupOutputSetAction ( SCT_Type * base, uint32_t  
whichIO, uint32_t event ) [inline], [static]`

This output will be set when the event number that is passed in by the user is triggered.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to set                                |
| <i>event</i>   | Event number that will trigger the output change |

**36.9.26** `static void SCTIMER_SetupOutputClearAction ( SCT_Type * base, uint32_t  
whichIO, uint32_t event ) [inline], [static]`

This output will be cleared when the event number that is passed in by the user is triggered.

Parameters

---

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to clear                              |
| <i>event</i>   | Event number that will trigger the output change |

### 36.9.27 void SCTIMER\_SetupOutputToggleAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* )

This change in the output level is triggered by the event number that is passed in by the user.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to toggle                             |
| <i>event</i>   | Event number that will trigger the output change |

### 36.9.28 static void SCTIMER\_SetupCounterLimitAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]

The counter is limited when the event number that is passed in by the user is triggered.

Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>event</i>        | Event number that will trigger the counter to be limited                                                                |

### 36.9.29 static void SCTIMER\_SetupCounterStopAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]

The counter is stopped when the event number that is passed in by the user is triggered.

Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>event</i>        | Event number that will trigger the counter to be stopped                                                                |



**36.9.30** `static void SCTIMER_SetupCounterStartAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter will re-start when the event number that is passed in by the user is triggered.

Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>event</i>        | Event number that will trigger the counter to re-start                                                                  |

**36.9.31** `static void SCTIMER_SetupCounterHaltAction ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the [SCTIMER\\_StartTimer\(\)](#) function.

Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>event</i>        | Event number that will trigger the counter to be halted                                                                 |

**36.9.32** `static void SCTIMER_SetupDmaTriggerAction ( SCT_Type * base, uint32_t  
dmaNumber, uint32_t event ) [inline], [static]`

DMA request will be triggered by the event number that is passed in by the user.

Parameters

|                  |                                                |
|------------------|------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                |
| <i>dmaNumber</i> | The DMA request to generate                    |
| <i>event</i>     | Event number that will trigger the DMA request |

**36.9.33** `static void SCTIMER_SetCOUNTValue ( SCT_Type * base,  
sctimer_counter_t whichCounter, uint32_t value ) [inline], [static]`

The function is to set the value of Count register, Writing to the COUNT\_L, COUNT\_H, or unified register is only allowed when the corresponding counter is halted (HALT bits are set to 1 in the CTRL register).

## Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |
| <i>value</i>        | the counter value update to the COUNT register.                                                                         |

### 36.9.34 static uint32\_t SCTIMER\_GetCOUNTValue ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter* ) [inline], [static]

The function is to read the value of Count register, software can read the counter registers at any time..

## Parameters

|                     |                                                                                                                         |
|---------------------|-------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                         |
| <i>whichCounter</i> | SCTimer counter to use. In 16-bit mode, we can select Counter_L and Counter_H, In 32-bit mode, we can select Counter_U. |

## Returns

The value of counter selected.

### 36.9.35 static void SCTIMER\_SetEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]

## Parameters

|              |                                                         |
|--------------|---------------------------------------------------------|
| <i>base</i>  | SCTimer peripheral base address                         |
| <i>event</i> | The EV_STATE register be set.                           |
| <i>state</i> | The state value in which the event is enabled to occur. |

### 36.9.36 static void SCTIMER\_ClearEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]

## Parameters

|              |                                                          |
|--------------|----------------------------------------------------------|
| <i>base</i>  | SCTimer peripheral base address                          |
| <i>event</i> | The EV_STATE register be clear.                          |
| <i>state</i> | The state value in which the event is disabled to occur. |

**36.9.37 static bool SCTIMER\_GetEventInState ( SCT\_Type \* *base*, uint32\_t *event*, uint32\_t *state* ) [inline], [static]**

## Note

This function is to check whether the event is enabled in a specific state.

## Parameters

|              |                                 |
|--------------|---------------------------------|
| <i>base</i>  | SCTimer peripheral base address |
| <i>event</i> | The EV_STATE register be read.  |
| <i>state</i> | The state value.                |

## Returns

The the state mask bit field of EV\_STATE register.

- true: The event is enable in state.
- false: The event is disable in state.

**36.9.38 void SCTIMER\_EventHandleIRQ ( SCT\_Type \* *base* )**

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | SCTimer peripheral base address. |
|-------------|----------------------------------|

## Chapter 37

# SDIF: SD/MMC/SDIO card interface

### 37.1 Overview

The MCUXpresso SDK provides a peripheral driver for the SD/MMC/SDIO card interface (sdif) module of MCUXpresso SDK devices.

### 37.2 Typical use case

#### 37.2.1 sdif Operation

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/sdif`

### Data Structures

- struct `_sdif_dma_descriptor`  
*define the internal DMA descriptor [More...](#)*
- struct `_sdif_dma_config`  
*Defines the internal DMA configure structure. [More...](#)*
- struct `_sdif_data`  
*Card data descriptor. [More...](#)*
- struct `_sdif_command`  
*Card command descriptor. [More...](#)*
- struct `_sdif_transfer`  
*Transfer state. [More...](#)*
- struct `_sdif_config`  
*Data structure to initialize the sdif. [More...](#)*
- struct `_sdif_capability`  
*SDIF capability information. [More...](#)*
- struct `_sdif_transfer_callback`  
*sdif callback functions. [More...](#)*
- struct `_sdif_handle`  
*sdif handle [More...](#)*
- struct `_sdif_host`  
*sdif host descriptor [More...](#)*

### Macros

- #define `SDIF_CLOCK_RANGE_NEED_DELAY` (50000000U)  
*SDIOCLKCTRL setting Below clock delay setting should depend on specific platform, so it can be redefined when timing mismatch issue occur.*
- #define `SDIF_HIGHSPEED_SAMPLE_DELAY` (12U)  
*High speed mode clk\_sample fixed delay.*
- #define `SDIF_HIGHSPEED_DRV_DELAY` (31U)  
*High speed mode clk\_drv fixed delay.*

- #define `SDIF_HIGHSPEED_SAMPLE_PHASE_SHIFT` (0U)  
*High speed mode clk\_sample phase shift.*
- #define `SDIF_HIGHSPEED_DRV_PHASE_SHIFT` (1U) /\* 90 degrees clk\_drv phase delay \*/  
*High speed mode clk\_drv phase shift.*
- #define `SDIF_DEFAULT_MODE_SAMPLE_DELAY` (12U)  
*default mode sample fixed delay*
- #define `SDIF_DEFAULT_MODE_DRV_DELAY` (31U)  
*31 \* 250ps = 7.75ns*
- #define `SDIF_INTERNAL_DMA_ADDR_ALIGN` (4U)  
*SDIF internal DMA descriptor address and the data buffer address align.*
- #define `SDIF_DMA_DESCRIPTOR_DISABLE_COMPLETE_INT_FLAG` (1UL << 1U)  
*SDIF DMA descriptor flag.*

## Typedefs

- typedef enum `_sdif_bus_width` `sdif_bus_width_t`  
*define the card bus width type*
- typedef enum `_sdif_dma_mode` `sdif_dma_mode_t`  
*define the internal DMA mode*
- typedef struct `_sdif_dma_descriptor` `sdif_dma_descriptor_t`  
*define the internal DMA descriptor*
- typedef struct `_sdif_dma_config` `sdif_dma_config_t`  
*Defines the internal DMA configure structure.*
- typedef struct `_sdif_data` `sdif_data_t`  
*Card data descriptor.*
- typedef struct `_sdif_command` `sdif_command_t`  
*Card command descriptor.*
- typedef struct `_sdif_transfer` `sdif_transfer_t`  
*Transfer state.*
- typedef struct `_sdif_config` `sdif_config_t`  
*Data structure to initialize the sdif.*
- typedef struct `_sdif_capability` `sdif_capability_t`  
*SDIF capability information.*
- typedef struct  
`_sdif_transfer_callback` `sdif_transfer_callback_t`  
*sdif callback functions.*
- typedef struct `_sdif_handle` `sdif_handle_t`  
*sdif handle*
- typedef `status_t`(\* `sdif_transfer_function_t`)(`SDIF_Type` \*base, `sdif_transfer_t` \*content)  
*sdif transfer function.*
- typedef struct `_sdif_host` `sdif_host_t`  
*sdif host descriptor*

## Enumerations

- enum {
  - kStatus\_SDIF\_DescriptorBufferLenError = MAKE\_STATUS(kStatusGroup\_SDIF, 0U),
  - kStatus\_SDIF\_InvalidArgument = MAKE\_STATUS(kStatusGroup\_SDIF, 1U),
  - kStatus\_SDIF\_SyncCmdTimeout = MAKE\_STATUS(kStatusGroup\_SDIF, 2U),
  - kStatus\_SDIF\_SendCmdFail = MAKE\_STATUS(kStatusGroup\_SDIF, 3U),
  - kStatus\_SDIF\_SendCmdErrorBufferFull,
  - kStatus\_SDIF\_DMATransferFailWithFBE,
  - kStatus\_SDIF\_DMATransferDescriptorUnavailable,
  - kStatus\_SDIF\_DataTransferFail = MAKE\_STATUS(kStatusGroup\_SDIF, 6U),
  - kStatus\_SDIF\_ResponseError = MAKE\_STATUS(kStatusGroup\_SDIF, 7U),
  - kStatus\_SDIF\_DMAAddrNotAlign = MAKE\_STATUS(kStatusGroup\_SDIF, 8U),
  - kStatus\_SDIF\_BusyTransferring = MAKE\_STATUS(kStatusGroup\_SDIF, 9U),
  - kStatus\_SDIF\_DataTransferSuccess = MAKE\_STATUS(kStatusGroup\_SDIF, 10U),
  - kStatus\_SDIF\_SendCmdSuccess = MAKE\_STATUS(kStatusGroup\_SDIF, 11U) }

*\_sdif\_status SDIF status*
- enum {
  - kSDIF\_SupportHighSpeedFlag = 0x1U,
  - kSDIF\_SupportDmaFlag = 0x2U,
  - kSDIF\_SupportSuspendResumeFlag = 0x4U,
  - kSDIF\_SupportV330Flag = 0x8U,
  - kSDIF\_Support4BitFlag = 0x10U,
  - kSDIF\_Support8BitFlag = 0x20U }

*\_sdif\_capability\_flag Host controller capabilities flag mask*
- enum {
  - kSDIF\_ResetController = SDIF\_CTRL\_CONTROLLER\_RESET\_MASK,
  - kSDIF\_ResetFIFO = SDIF\_CTRL\_FIFO\_RESET\_MASK,
  - kSDIF\_ResetDMAInterface = SDIF\_CTRL\_DMA\_RESET\_MASK,
  - kSDIF\_ResetAll }

*\_sdif\_reset\_type define the reset type*
- enum *\_sdif\_bus\_width* {
  - kSDIF\_Bus1BitWidth = 0U,
  - kSDIF\_Bus4BitWidth = 1U,
  - kSDIF\_Bus8BitWidth = 2U }

*define the card bus width type*
- enum {

```

kSDIF_CmdResponseExpect = SDIF_CMD_RESPONSE_EXPECT_MASK,
kSDIF_CmdResponseLengthLong = SDIF_CMD_RESPONSE_LENGTH_MASK,
kSDIF_CmdCheckResponseCRC = SDIF_CMD_CHECK_RESPONSE_CRC_MASK,
kSDIF_DataExpect = SDIF_CMD_DATA_EXPECTED_MASK,
kSDIF_DataWriteToCard = SDIF_CMD_READ_WRITE_MASK,
kSDIF_DataStreamTransfer = SDIF_CMD_TRANSFER_MODE_MASK,
kSDIF_DataTransferAutoStop = SDIF_CMD_SEND_AUTO_STOP_MASK,
kSDIF_WaitPreTransferComplete,
kSDIF_TransferStopAbort = SDIF_CMD_STOP_ABORT_CMD_MASK,
kSDIF_SendInitialization,
kSDIF_CmdUpdateClockRegisterOnly,
kSDIF_CmdtoReadCEATADevice = SDIF_CMD_READ_CEATA_DEVICE_MASK,
kSDIF_CmdExpectCCS = SDIF_CMD_CCS_EXPECTED_MASK,
kSDIF_BootModeEnable = SDIF_CMD_ENABLE_BOOT_MASK,
kSDIF_BootModeExpectAck = SDIF_CMD_EXPECT_BOOT_ACK_MASK,
kSDIF_BootModeDisable = SDIF_CMD_DISABLE_BOOT_MASK,
kSDIF_BootModeAlternate = SDIF_CMD_BOOT_MODE_MASK,
kSDIF_CmdVoltageSwitch = SDIF_CMD_VOLT_SWITCH_MASK,
kSDIF_CmdDataUseHoldReg = SDIF_CMD_USE_HOLD_REG_MASK }

```

*\_sdif\_command\_flags* define the command flags

- enum {
  - kCARD\_CommandTypeNormal = 0U,
  - kCARD\_CommandTypeSuspend = 1U,
  - kCARD\_CommandTypeResume = 2U,
  - kCARD\_CommandTypeAbort = 3U }

*\_sdif\_command\_type* The command type

- enum {
  - kCARD\_ResponseTypeNone = 0U,
  - kCARD\_ResponseTypeR1 = 1U,
  - kCARD\_ResponseTypeR1b = 2U,
  - kCARD\_ResponseTypeR2 = 3U,
  - kCARD\_ResponseTypeR3 = 4U,
  - kCARD\_ResponseTypeR4 = 5U,
  - kCARD\_ResponseTypeR5 = 6U,
  - kCARD\_ResponseTypeR5b = 7U,
  - kCARD\_ResponseTypeR6 = 8U,
  - kCARD\_ResponseTypeR7 = 9U }

*\_sdif\_response\_type* The command response type.

- enum {



- ```

kSDIF_CardDetect = SDIF_INTMASK_CDET_MASK,
kSDIF_ResponseError = SDIF_INTMASK_RE_MASK,
kSDIF_CommandDone = SDIF_INTMASK_CDONE_MASK,
kSDIF_DataTransferOver = SDIF_INTMASK.DTO_MASK,
kSDIF_WriteFIFORequest = SDIF_INTMASK_TXDR_MASK,
kSDIF_ReadFIFORequest = SDIF_INTMASK_RXDR_MASK,
kSDIF_ResponseCRCError = SDIF_INTMASK_RCRC_MASK,
kSDIF_DataCRCError = SDIF_INTMASK_DCRC_MASK,
kSDIF_ResponseTimeout = SDIF_INTMASK_RTO_MASK,
kSDIF_DataReadTimeout = SDIF_INTMASK_DRTO_MASK,
kSDIF_DataStarvationByHostTimeout = SDIF_INTMASK_HTO_MASK,
kSDIF_FIFOError = SDIF_INTMASK_FRUN_MASK,
kSDIF_HardwareLockError = SDIF_INTMASK_HLE_MASK,
kSDIF_DataStartBitError = SDIF_INTMASK_SBE_MASK,
kSDIF_AutoCmdDone = SDIF_INTMASK_ACD_MASK,
kSDIF_DataEndBitError = SDIF_INTMASK_EBE_MASK,
kSDIF_SDIOInterrupt = SDIF_INTMASK_SDIO_INT_MASK_MASK,
kSDIF_CommandTransferStatus,
kSDIF_DataTransferStatus ,
kSDIF_AllInterruptStatus = 0x1FFFFU }
    _sdif_interrupt_mask define the interrupt mask flags

```
- enum {

```

kSDIF_DMATransFinishOneDescriptor = SDIF_IDSTS_TI_MASK,
kSDIF_DMARecvFinishOneDescriptor = SDIF_IDSTS_RI_MASK,
kSDIF_DMAFatalBusError = SDIF_IDSTS_FBE_MASK,
kSDIF_DMADescriptorUnavailable = SDIF_IDSTS_DU_MASK,
kSDIF_DMACardErrorSummary = SDIF_IDSTS_CES_MASK,
kSDIF_NormalInterruptSummary = SDIF_IDSTS_NIS_MASK,
kSDIF_AbnormalInterruptSummary = SDIF_IDSTS_AIS_MASK }
    _sdif_dma_status define the internal DMA status flags

```
 - enum {

```

kSDIF_DisableCompleteInterrupt = 0x2U,
kSDIF_DMADescriptorDataBufferEnd = 0x4U,
kSDIF_DMADescriptorDataBufferStart = 0x8U,
kSDIF_DMASecondAddrChained = 0x10U,
kSDIF_DMADescriptorEnd = 0x20U,
kSDIF_DMADescriptorOwnByDMA = (int)0x80000000 }
    _sdif_dma_descriptor_flag define the internal DMA descriptor flag

```
 - enum `_sdif_dma_mode`
define the internal DMA mode

Functions

- void `SDIF_Init` (SDIF_Type *base, `sdif_config_t` *config)
SDIF module initialization function.
- void `SDIF_Deinit` (SDIF_Type *base)

- *SDIF module deinit function.*
- bool **SDIF_SendCardActive** (SDIF_Type *base, uint32_t timeout)
SDIF send initialize 80 clocks for SD card after initial.
- static void **SDIF_EnableCardClock** (SDIF_Type *base, bool enable)
SDIF module enable/disable card0 clock.
- static void **SDIF_EnableCard1Clock** (SDIF_Type *base, bool enable)
SDIF module enable/disable card1 clock.
- static void **SDIF_EnableLowPowerMode** (SDIF_Type *base, bool enable)
SDIF module enable/disable module disable the card clock to enter low power mode when card is idle,for SDIF cards, if interrupts must be detected, clock should not be stopped.
- static void **SDIF_EnableCard1LowPowerMode** (SDIF_Type *base, bool enable)
SDIF module enable/disable module disable the card clock to enter low power mode when card is idle,for SDIF cards, if interrupts must be detected, clock should not be stopped.
- static void **SDIF_EnableCardPower** (SDIF_Type *base, bool enable)
enable/disable the card0 power.
- static void **SDIF_EnableCard1Power** (SDIF_Type *base, bool enable)
enable/disable the card1 power.
- void **SDIF_SetCardBusWidth** (SDIF_Type *base, sdif_bus_width_t type)
set card0 data bus width
- void **SDIF_SetCard1BusWidth** (SDIF_Type *base, sdif_bus_width_t type)
set card1 data bus width
- static uint32_t **SDIF_DetectCardInsert** (SDIF_Type *base, bool data3)
SDIF module detect card0 insert status function.
- static uint32_t **SDIF_DetectCard1Insert** (SDIF_Type *base, bool data3)
SDIF module detect card1 insert status function.
- uint32_t **SDIF_SetCardClock** (SDIF_Type *base, uint32_t srcClock_Hz, uint32_t target_HZ)
Sets the card bus clock frequency.
- bool **SDIF_Reset** (SDIF_Type *base, uint32_t mask, uint32_t timeout)
reset the different block of the interface.
- static uint32_t **SDIF_GetCardWriteProtect** (SDIF_Type *base)
get the card write protect status
- static void **SDIF_AssertHardwareReset** (SDIF_Type *base)
toggle state on hardware reset PIN This is used which card has a reset PIN typically.
- status_t **SDIF_SendCommand** (SDIF_Type *base, sdif_command_t *cmd, uint32_t timeout)
send command to the card
- static void **SDIF_EnableGlobalInterrupt** (SDIF_Type *base, bool enable)
SDIF enable/disable global interrupt.
- static void **SDIF_EnableInterrupt** (SDIF_Type *base, uint32_t mask)
SDIF enable interrupt.
- static void **SDIF_DisableInterrupt** (SDIF_Type *base, uint32_t mask)
SDIF disable interrupt.
- static uint32_t **SDIF_GetInterruptStatus** (SDIF_Type *base)
SDIF get interrupt status.
- static uint32_t **SDIF_GetEnabledInterruptStatus** (SDIF_Type *base)
SDIF get enabled interrupt status.
- static void **SDIF_ClearInterruptStatus** (SDIF_Type *base, uint32_t mask)
SDIF clear interrupt status.
- void **SDIF_TransferCreateHandle** (SDIF_Type *base, sdif_handle_t *handle, sdif_transfer_callback_t *callback, void *userData)
Creates the SDIF handle.
- static void **SDIF_EnableDmaInterrupt** (SDIF_Type *base, uint32_t mask)

- SDIF enable DMA interrupt.*

 - static void [SDIF_DisableDmaInterrupt](#) (SDIF_Type *base, uint32_t mask)

SDIF disable DMA interrupt.

- static uint32_t [SDIF_GetInternalDMAStatus](#) (SDIF_Type *base)

SDIF get internal DMA status.

- static uint32_t [SDIF_GetEnabledDMAInterruptStatus](#) (SDIF_Type *base)

SDIF get enabled internal DMA interrupt status.

- static void [SDIF_ClearInternalDMAStatus](#) (SDIF_Type *base, uint32_t mask)

SDIF clear internal DMA status.

- [status_t SDIF_InternalDMAConfig](#) (SDIF_Type *base, [sdif_dma_config_t](#) *config, const uint32_t *data, uint32_t dataSize)

SDIF internal DMA config function.

- static void [SDIF_EnableInternalDMA](#) (SDIF_Type *base, bool enable)

SDIF internal DMA enable.

- static void [SDIF_SendReadWait](#) (SDIF_Type *base)

SDIF send read wait to SDIF card function.

- bool [SDIF_AbortReadData](#) (SDIF_Type *base, uint32_t timeout)

SDIF abort the read data when SDIF card is in suspend state Once assert this bit,data state machine will be reset which is waiting for the next blocking data,used in SDIO card suspend sequence,should call after suspend cmd send.

- static void [SDIF_EnableCEATAInterrupt](#) (SDIF_Type *base, bool enable)

SDIF enable/disable CE-ATA card interrupt this bit should set together with the card register.

- [status_t SDIF_TransferNonBlocking](#) (SDIF_Type *base, [sdif_handle_t](#) *handle, [sdif_dma_config_t](#) *dmaConfig, [sdif_transfer_t](#) *transfer)

SDIF transfer function data/cmd in a non-blocking way this API should be use in interrupt mode, when use this API user must call SDIF_TransferCreateHandle first, all status check through interrupt.

- [status_t SDIF_TransferBlocking](#) (SDIF_Type *base, [sdif_dma_config_t](#) *dmaConfig, [sdif_transfer_t](#) *transfer)

SDIF transfer function data/cmd in a blocking way.

- [status_t SDIF_ReleaseDMADescriptor](#) (SDIF_Type *base, [sdif_dma_config_t](#) *dmaConfig)

SDIF release the DMA descriptor to DMA engine this function should be called when DMA descriptor unavailable status occurs.

- void [SDIF_GetCapability](#) (SDIF_Type *base, [sdif_capability_t](#) *capability)

SDIF return the controller capability.

- static uint32_t [SDIF_GetControllerStatus](#) (SDIF_Type *base)

SDIF return the controller status.

- static void [SDIF_SendCCSD](#) (SDIF_Type *base, bool withAutoStop)

SDIF send command complete signal disable to CE-ATA card.

- void [SDIF_ConfigClockDelay](#) (uint32_t target_HZ, uint32_t divider)

SDIF config the clock delay This function is used to config the cclk_in delay to sample and driver the data ,should meet the min setup time and hold time, and user need to config this parameter according to your board setting.

Driver version

- #define [FSL_SDIF_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2U, 1U, 0U))

Driver version 2.0.15.

37.3 Data Structure Documentation

37.3.1 struct _sdif_dma_descriptor

Data Fields

- uint32_t [dmaDesAttribute](#)
internal DMA attribute control and status
- uint32_t [dmaDataBufferSize](#)
internal DMA transfer buffer size control
- const uint32_t * [dmaDataBufferAddr0](#)
internal DMA buffer 0 addr ,the buffer size must be 32bit aligned
- const uint32_t * [dmaDataBufferAddr1](#)
internal DMA buffer 1 addr ,the buffer size must be 32bit aligned

37.3.2 struct _sdif_dma_config

Data Fields

- bool [enableFixBurstLen](#)
fix burst len enable/disable flag,When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers.
- [sdif_dma_mode_t](#) [mode](#)
define the DMA mode
- uint8_t [dmaDesSkipLen](#)
define the descriptor skip length ,the length between two descriptor this field is special for dual DMA mode
- uint32_t * [dmaDesBufferStartAddr](#)
internal DMA descriptor start address
- uint32_t [dmaDesBufferLen](#)
internal DMA buffer descriptor buffer len ,user need to pay attention to the dma descriptor buffer length if it is bigger enough for your transfer

Field Documentation

(1) bool _sdif_dma_config::enableFixBurstLen

When reset, the AHB will use SINGLE and INCR burst transfer operations

37.3.3 struct _sdif_data

Data Fields

- bool [streamTransfer](#)
indicate this is a stream data transfer command
- bool [enableAutoCommand12](#)
indicate if auto stop will send when data transfer over

- bool `enableIgnoreError`
indicate if enable ignore error when transfer data
- size_t `blockSize`
Block size, take care when configure this parameter.
- uint32_t `blockCount`
Block count.
- uint32_t * `rxData`
data buffer to receive
- const uint32_t * `txData`
data buffer to transfer

37.3.4 struct `_sdif_command`

Define card command-related attribute.

Data Fields

- uint32_t `index`
Command index.
- uint32_t `argument`
Command argument.
- uint32_t `response` [4U]
Response for this command.
- uint32_t `type`
define the command type
- uint32_t `responseType`
Command response type.
- uint32_t `flags`
Cmd flags.
- uint32_t `responseErrorFlags`
response error flags, need to check the flags when receive the cmd response

37.3.5 struct `_sdif_transfer`

Data Fields

- `sdif_data_t` * `data`
Data to transfer.
- `sdif_command_t` * `command`
Command to send.

37.3.6 struct _sdif_config

Data Fields

- uint8_t [responseTimeout](#)
command response timeout value
- uint32_t [cardDetDebounce_Clock](#)
define the debounce clock count which will used in card detect logic, typical value is 5-25ms
- uint32_t [dataTimeout](#)
data timeout value

37.3.7 struct _sdif_capability

Defines a structure to get the capability information of SDIF.

Data Fields

- uint32_t [sdVersion](#)
support SD card/sdio version
- uint32_t [mmcVersion](#)
support emmc card version
- uint32_t [maxBlockLength](#)
Maximum block length united as byte.
- uint32_t [maxBlockCount](#)
Maximum byte count can be transfered.
- uint32_t [flags](#)
Capability flags to indicate the support information.

37.3.8 struct _sdif_transfer_callback

Data Fields

- void(* [cardInserted](#))(SDIF_Type *base, void *userData)
card insert call back
- void(* [cardRemoved](#))(SDIF_Type *base, void *userData)
card remove call back
- void(* [SDIOInterrupt](#))(SDIF_Type *base, void *userData)
SDIO card interrupt occurs.
- void(* [DMADesUnavailable](#))(SDIF_Type *base, void *userData)
DMA descriptor unavailable.
- void(* [CommandReload](#))(SDIF_Type *base, void *userData)
command buffer full, need re-load
- void(* [TransferComplete](#))(SDIF_Type *base, void *handle, [status_t](#) status, void *userData)
Transfer complete callback.

37.3.9 struct _sdif_handle

Defines the structure to save the sdif state information and callback function. The detail interrupt status when send command or transfer data can be obtained from interruptFlags field by using mask defined in sdif_interrupt_flag_t;

Note

All the fields except interruptFlags and transferredWords must be allocated by the user.

Data Fields

- [sdif_data_t](#) *volatile data
Data to transfer.
- [sdif_command_t](#) *volatile command
Command to send.
- volatile uint32_t [transferredWords](#)
Words transferred by polling way.
- [sdif_transfer_callback_t](#) callback
Callback function.
- void * [userData](#)
Parameter for transfer complete callback.

37.3.10 struct _sdif_host

Data Fields

- SDIF_Type * [base](#)
sdif peripheral base address
- uint32_t [sourceClock_Hz](#)
sdif source clock frequency united in Hz
- [sdif_config_t](#) [config](#)
sdif configuration
- [sdif_transfer_function_t](#) [transfer](#)
sdif transfer function
- [sdif_capability_t](#) [capability](#)
sdif capability information

37.4 Macro Definition Documentation

37.4.1 #define FSL_SDIF_DRIVER_VERSION (MAKE_VERSION(2U, 1U, 0U))

37.4.2 #define SDIF_CLOCK_RANGE_NEED_DELAY (50000000U)

Such as: response error/CRC error and so on

clock range value which need to add delay to avoid timing issue

37.4.3 #define SDIF_HIGHSPEED_SAMPLE_DELAY (12U)

$12 * 250\text{ps} = 3\text{ns}$

37.4.4 #define SDIF_HIGHSPEED_DRV_DELAY (31U)

$31 * 250\text{ps} = 7.75\text{ns}$

37.4.5 #define SDIF_DEFAULT_MODE_SAMPLE_DELAY (12U)

$12 * 250\text{ps} = 3\text{ns}$

37.5 Typedef Documentation

37.5.1 typedef struct _sdif_dma_config sdif_dma_config_t

37.5.2 typedef struct _sdif_command sdif_command_t

Define card command-related attribute.

37.5.3 typedef struct _sdif_capability sdif_capability_t

Defines a structure to get the capability information of SDIF.

37.5.4 typedef struct _sdif_transfer_callback sdif_transfer_callback_t

37.5.5 typedef struct _sdif_handle sdif_handle_t

Defines the structure to save the sdif state information and callback function. The detail interrupt status when send command or transfer data can be obtained from interruptFlags field by using mask defined in sdif_interrupt_flag_t;

Note

All the fields except interruptFlags and transferredWords must be allocated by the user.

37.5.6 typedef status_t(* sdif_transfer_function_t)(SDIF_Type *base, sdif_transfer_t *content)

37.6 Enumeration Type Documentation

37.6.1 anonymous enum

Enumerator

kStatus_SDIF_DescriptorBufferLenError Set DMA descriptor failed.
kStatus_SDIF_InvalidArgument invalid argument status
kStatus_SDIF_SyncCmdTimeout sync command to CIU timeout status
kStatus_SDIF_SendCmdFail send command to card fail
kStatus_SDIF_SendCmdErrorBufferFull send command to card fail, due to command buffer full user need to resend this command
kStatus_SDIF_DMATransferFailWithFBE DMA transfer data fail with fatal bus error , to do with this error :issue a hard reset/controller reset.
kStatus_SDIF_DMATransferDescriptorUnavailable DMA descriptor unavailable.
kStatus_SDIF_DataTransferFail transfer data fail
kStatus_SDIF_ResponseError response error
kStatus_SDIF_DMAAddrNotAlign DMA address not align.
kStatus_SDIF_BusyTransferring SDIF transfer busy status.
kStatus_SDIF_DataTransferSuccess transfer data success
kStatus_SDIF_SendCmdSuccess transfer command success

37.6.2 anonymous enum

Enumerator

kSDIF_SupportHighSpeedFlag Support high-speed.
kSDIF_SupportDmaFlag Support DMA.
kSDIF_SupportSuspendResumeFlag Support suspend/resume.
kSDIF_SupportV330Flag Support voltage 3.3V.
kSDIF_Support4BitFlag Support 4 bit mode.
kSDIF_Support8BitFlag Support 8 bit mode.

37.6.3 anonymous enum

Enumerator

kSDIF_ResetController reset controller,will reset: BIU/CIU interface CIU and state machine,ABORT_READ_DATA,SEND_IRQ_RESPONSE and READ_WAIT bits of control register,START_CMD bit of the command register
kSDIF_ResetFIFO reset data FIFO
kSDIF_ResetDMAInterface reset DMA interface

kSDIF_ResetAll reset all

37.6.4 enum _sdif_bus_width

Enumerator

kSDIF_Bus1BitWidth 1bit bus width, 1bit mode and 4bit mode share one register bit

kSDIF_Bus4BitWidth 4bit mode mask

kSDIF_Bus8BitWidth support 8 bit mode

37.6.5 anonymous enum

Enumerator

kSDIF_CmdResponseExpect command request response

kSDIF_CmdResponseLengthLong command response length long

kSDIF_CmdCheckResponseCRC request check command response CRC

kSDIF_DataExpect request data transfer,either read/write

kSDIF_DataWriteToCard data transfer direction

kSDIF_DataStreamTransfer data transfer mode :stream/block transfer command

kSDIF_DataTransferAutoStop data transfer with auto stop at the end of

kSDIF_WaitPreTransferComplete wait pre transfer complete before sending this cmd

kSDIF_TransferStopAbort when host issue stop or abort cmd to stop data transfer ,this bit should set so that cmd/data state-machines of CIU can return to idle correctly

kSDIF_SendInitialization send initialization 80 clocks for SD card after power on

kSDIF_CmdUpdateClockRegisterOnly send cmd update the CIU clock register only

kSDIF_CmdtoReadCEATADevice host is perform read access to CE-ATA device

kSDIF_CmdExpectCCS command expect command completion signal signal

kSDIF_BootModeEnable this bit should only be set for mandatory boot mode

kSDIF_BootModeExpectAck boot mode expect ack

kSDIF_BootModeDisable when software set this bit along with START_CMD, CIU terminates the boot operation

kSDIF_BootModeAlternate select boot mode ,alternate or mandatory

kSDIF_CmdVoltageSwitch this bit set for CMD11 only

kSDIF_CmdDataUseHoldReg cmd and data send to card through the HOLD register

37.6.6 anonymous enum

Enumerator

kCARD_CommandTypeNormal Normal command.

kCARD_CommandTypeSuspend Suspend command.

kCARD_CommandTypeResume Resume command.

kCARD_CommandTypeAbort Abort command.

37.6.7 anonymous enum

Define the command response type from card to host controller.

Enumerator

kCARD_ResponseTypeNone Response type: none.
kCARD_ResponseTypeR1 Response type: R1.
kCARD_ResponseTypeR1b Response type: R1b.
kCARD_ResponseTypeR2 Response type: R2.
kCARD_ResponseTypeR3 Response type: R3.
kCARD_ResponseTypeR4 Response type: R4.
kCARD_ResponseTypeR5 Response type: R5.
kCARD_ResponseTypeR5b Response type: R5b.
kCARD_ResponseTypeR6 Response type: R6.
kCARD_ResponseTypeR7 Response type: R7.

37.6.8 anonymous enum

Enumerator

kSDIF_CardDetect mask for card detect
kSDIF_ResponseError command response error
kSDIF_CommandDone command transfer over
kSDIF_DataTransferOver data transfer over flag
kSDIF_WriteFIFORequest write FIFO request
kSDIF_ReadFIFORequest read FIFO request
kSDIF_ResponseCRCError response CRC error
kSDIF_DataCRCError data CRC error
kSDIF_ResponseTimeout response timeout
kSDIF_DataReadTimeout read data timeout
kSDIF_DataStarvationByHostTimeout data starvation by host time out
kSDIF_FIFOError indicate the FIFO under run or overrun error
kSDIF_HardwareLockError hardware lock write error
kSDIF_DataStartBitError start bit error
kSDIF_AutoCmdDone indicate the auto command done
kSDIF_DataEndBitError end bit error
kSDIF_SDIOInterrupt interrupt from the SDIO card
kSDIF_CommandTransferStatus command transfer status collection
kSDIF_DataTransferStatus data transfer status collection
kSDIF_AllInterruptStatus all interrupt mask

37.6.9 anonymous enum

Enumerator

kSDIF_DMATransFinishOneDescriptor DMA transfer finished for one DMA descriptor.

kSDIF_DMAREcvFinishOneDescriptor DMA receive finished for one DMA descriptor.

kSDIF_DMAFatalBusError DMA fatal bus error.

kSDIF_DMADescriptorUnavailable DMA descriptor unavailable.

kSDIF_DMACardErrorSummary card error summary

kSDIF_NormalInterruptSummary normal interrupt summary

kSDIF_AbnormalInterruptSummary abnormal interrupt summary

37.6.10 anonymous enum

Deprecated Do not use this enum anymore, please use `SDIF_DMA_DESCRIPTOR_XXX_FLAG` instead.

Enumerator

kSDIF_DisableCompleteInterrupt disable the complete interrupt flag for the ends in the buffer pointed to by this descriptor

kSDIF_DMADescriptorDataBufferEnd indicate this descriptor contain the last data buffer of data

kSDIF_DMADescriptorDataBufferStart indicate this descriptor contain the first data buffer of data,if first buffer size is 0,next descriptor contain the begin of the data

kSDIF_DMASecondAddrChained indicate that the second addr in the descriptor is the next descriptor addr not the data buffer

kSDIF_DMADescriptorEnd indicate that the descriptor list reached its final descriptor

kSDIF_DMADescriptorOwnByDMA indicate the descriptor is own by SD/MMC DMA

37.7 Function Documentation

37.7.1 void SDIF_Init (SDIF_Type * *base*, sdif_config_t * *config*)

Configures the SDIF according to the user configuration.

Parameters

<i>base</i>	SDIF peripheral base address.
<i>config</i>	SDIF configuration information.

37.7.2 void SDIF_Deinit (SDIF_Type * *base*)

user should call this function follow with IP reset

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.3 `bool SDIF_SendCardActive (SDIF_Type * base, uint32_t timeout)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>timeout</i>	timeout value

37.7.4 `static void SDIF_EnableCardClock (SDIF_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.5 `static void SDIF_EnableCard1Clock (SDIF_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.6 `static void SDIF_EnableLowPowerMode (SDIF_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.7 static void SDIF_EnableCard1LowPowerMode (SDIF_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.8 static void SDIF_EnableCardPower (SDIF_Type * *base*, bool *enable*) [inline], [static]

once turn power on, software should wait for regulator/switch ramp-up time before trying to initialize card.

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag.

37.7.9 static void SDIF_EnableCard1Power (SDIF_Type * *base*, bool *enable*) [inline], [static]

once turn power on, software should wait for regulator/switch ramp-up time before trying to initialize card.

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag.

37.7.10 void SDIF_SetCardBusWidth (SDIF_Type * *base*, sdif_bus_width_t *type*)

Parameters

<i>base</i>	SDIF peripheral base address.
<i>type</i>	data bus width type

37.7.11 void SDIF_SetCard1BusWidth (SDIF_Type * *base*, sdif_bus_width_t *type*)

Parameters

<i>base</i>	SDIF peripheral base address.
<i>type</i>	data bus width type

**37.7.12 static uint32_t SDIF_DetectCardInsert (SDIF_Type * *base*, bool *data3*)
[inline], [static]**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>data3</i>	indicate use data3 as card insert detect pin

Return values

<i>1</i>	card is inserted
<i>0</i>	card is removed

**37.7.13 static uint32_t SDIF_DetectCard1Insert (SDIF_Type * *base*, bool *data3*)
[inline], [static]**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>data3</i>	indicate use data3 as card insert detect pin

Return values

<i>1</i>	card is inserted
<i>0</i>	card is removed

37.7.14 `uint32_t SDIF_SetCardClock (SDIF_Type * base, uint32_t srcClock_Hz,
uint32_t target_HZ)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>srcClock_Hz</i>	SDIF source clock frequency united in Hz.
<i>target_HZ</i>	card bus clock frequency united in Hz.

Returns

The nearest frequency of busClock_Hz configured to SD bus.

37.7.15 `bool SDIF_Reset (SDIF_Type * base, uint32_t mask, uint32_t timeout)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	indicate which block to reset.
<i>timeout</i>	timeout value,set to wait the bit self clear

Returns

reset result.

37.7.16 `static uint32_t SDIF_GetCardWriteProtect (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.17 `static void SDIF_AssertHardwareReset (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.18 `status_t SDIF_SendCommand (SDIF_Type * base, sdif_command_t * cmd, uint32_t timeout)`

This api include polling the status of the bit START_COMMAND, if 0 used as timeout value, then this function will return directly without polling the START_CMD status.

Parameters

<i>base</i>	SDIF peripheral base address.
<i>cmd</i>	configuration collection
<i>timeout</i>	the timeout value of polling START_CMD auto clear status.

Returns

command excute status

37.7.19 `static void SDIF_EnableGlobalInterrupt (SDIF_Type * base, bool enable)` `[inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.20 `static void SDIF_EnableInterrupt (SDIF_Type * base, uint32_t mask)` `[inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask

37.7.21 `static void SDIF_DisableInterrupt (SDIF_Type * base, uint32_t mask)`
`[inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask

37.7.22 `static uint32_t SDIF_GetInterruptStatus (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.23 `static uint32_t SDIF_GetEnabledInterruptStatus (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.24 `static void SDIF_ClearInterruptStatus (SDIF_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask to clear

37.7.25 `void SDIF_TransferCreateHandle (SDIF_Type * base, sdif_handle_t * handle, sdif_transfer_callback_t * callback, void * userData)`

register call back function for interrupt and enable the interrupt

Parameters

<i>base</i>	SDIF peripheral base address.
<i>handle</i>	SDIF handle pointer.
<i>callback</i>	Structure pointer to contain all callback functions.
<i>userData</i>	Callback function parameter.

37.7.26 `static void SDIF_EnableDmaInterrupt (SDIF_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask to set

37.7.27 `static void SDIF_DisableDmaInterrupt (SDIF_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask to clear

37.7.28 `static uint32_t SDIF_GetInternalDMAStatus (SDIF_Type * base)`
[inline], [static]

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

Returns

the internal DMA status register

37.7.29 `static uint32_t SDIF_GetEnabledDMAInterruptStatus (SDIF_Type * base)`
[inline], [static]

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

Returns

the internal DMA status register

37.7.30 `static void SDIF_ClearInternalDMAStatus (SDIF_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>mask</i>	mask to clear

37.7.31 `status_t SDIF_InternalDMAConfig (SDIF_Type * base, sdif_dma_config_t * config, const uint32_t * data, uint32_t dataSize)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>config</i>	DMA configuration collection
<i>data</i>	buffer pointer
<i>dataSize</i>	buffer size

37.7.32 `static void SDIF_EnableInternalDMA (SDIF_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	internal DMA enable or disable flag.

37.7.33 `static void SDIF_SendReadWait (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.34 **bool SDIF_AbortReadData (SDIF_Type * *base*, uint32_t *timeout*)**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>timeout</i>	timeout value to wait this bit self clear which indicate the data machine reset to idle

37.7.35 **static void SDIF_EnableCEATAInterrupt (SDIF_Type * *base*, bool *enable*) [inline], [static]**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>enable</i>	enable/disable flag

37.7.36 **status_t SDIF_TransferNonBlocking (SDIF_Type * *base*, sdif_handle_t * *handle*, sdif_dma_config_t * *dmaConfig*, sdif_transfer_t * *transfer*)**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>handle</i>	handle
<i>dmaConfig</i>	config structure This parameter can be config as: <ol style="list-style-type: none"> 1. NULL In this condition, polling transfer mode is selected 2. available DMA config In this condition, DMA transfer mode is selected
<i>transfer</i>	transfer configuration collection

37.7.37 **status_t SDIF_TransferBlocking (SDIF_Type * *base*, sdif_dma_config_t * *dmaConfig*, sdif_transfer_t * *transfer*)**

Parameters

<i>base</i>	SDIF peripheral base address.
<i>dmaConfig</i>	config structure <ul style="list-style-type: none"> 1. NULL In this condition, polling transfer mode is selected 2. available DMA config In this condition, DMA transfer mode is selected
<i>transfer</i>	transfer configuration collection

37.7.38 `status_t SDIF_ReleaseDMADescriptor (SDIF_Type * base, sdif_dma_config_t * dmaConfig)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>dmaConfig</i>	DMA config pointer

37.7.39 `void SDIF_GetCapability (SDIF_Type * base, sdif_capability_t * capability)`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>capability</i>	capability pointer

37.7.40 `static uint32_t SDIF_GetControllerStatus (SDIF_Type * base) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
-------------	-------------------------------

37.7.41 `static void SDIF_SendCCSD (SDIF_Type * base, bool withAutoStop) [inline], [static]`

Parameters

<i>base</i>	SDIF peripheral base address.
<i>withAutoStop</i>	auto stop flag

37.7.42 void SDIF_ConfigClockDelay (uint32_t *target_HZ*, uint32_t *divider*)

Parameters

<i>target_HZ</i>	freq work mode
<i>divider</i>	not used in this function anymore, use DELAY value instead of phase directly.

Chapter 38

SYSCTL: I2S bridging and signal sharing Configuration

38.1 Overview

The MCUXpresso SDK provides a peripheral driver for the SYSCTL module of MCUXpresso SDK devices. For further details, see the corresponding chapter.

Files

- file [fsl_sysctl.h](#)
- file [fsl_sysctl.h](#)

Typedefs

- typedef enum
[_sysctl_fcctrlsel_signal sysctl_fcctrlsel_signal_t](#)
SYSCTL flexcomm signal.
- typedef enum
[_sysctl_sharedctrlset_signal sysctl_sharedctrlset_signal_t](#)
SYSCTL flexcomm signal.

Enumerations

- enum [_sysctl_share_set_index](#) {
[kSYSCTL_ShareSet0](#) = 0,
[kSYSCTL_ShareSet1](#) = 1 }
SYSCTL share set.
- enum [_sysctl_fcctrlsel_signal](#) {
[kSYSCTL_FlexcommSignalSCK](#) = SYSCTL_FCCTRLSEL_SCKINSEL_SHIFT,
[kSYSCTL_FlexcommSignalWS](#) = SYSCTL_FCCTRLSEL_WSINSEL_SHIFT,
[kSYSCTL_FlexcommSignalDataIn](#) = SYSCTL_FCCTRLSEL_DATAINSEL_SHIFT,
[kSYSCTL_FlexcommSignalDataOut](#) = SYSCTL_FCCTRLSEL_DATAOUTSEL_SHIFT }
SYSCTL flexcomm signal.
- enum [_sysctl_share_src](#) {
[kSYSCTL_Flexcomm0](#) = 0,
[kSYSCTL_Flexcomm1](#) = 1,
[kSYSCTL_Flexcomm2](#) = 2,
[kSYSCTL_Flexcomm4](#) = 4,
[kSYSCTL_Flexcomm5](#) = 5,
[kSYSCTL_Flexcomm6](#) = 6,
[kSYSCTL_Flexcomm7](#) = 7 }
SYSCTL flexcomm index.

- enum `_sysctl_dataout_mask` {
`kSYSCTL_Flexcomm0DataOut` = `SYSCTL_SHAREDCTRLSET_FC0DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm1DataOut` = `SYSCTL_SHAREDCTRLSET_FC1DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm2DataOut` = `SYSCTL_SHAREDCTRLSET_FC2DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm4DataOut` = `SYSCTL_SHAREDCTRLSET_FC4DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm5DataOut` = `SYSCTL_SHAREDCTRLSET_FC5DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm6DataOut` = `SYSCTL_SHAREDCTRLSET_FC6DATAOUTEN_MASK`,
`kSYSCTL_Flexcomm7DataOut` = `SYSCTL_SHAREDCTRLSET_FC7DATAOUTEN_MASK` }
SYSCTL shared data out mask.
- enum `_sysctl_sharedctrlset_signal` {
`kSYSCTL_SharedCtrlSignalSCK` = `SYSCTL_SHAREDCTRLSET_SHAREDSCSEL_SHIFT`,
`kSYSCTL_SharedCtrlSignalWS` = `SYSCTL_SHAREDCTRLSET_SHAREDWSSEL_SHIFT`,
`kSYSCTL_SharedCtrlSignalDataIn` = `SYSCTL_SHAREDCTRLSET_SHAREDDATASEL_SHIFT`,
`kSYSCTL_SharedCtrlSignalDataOut` = `SYSCTL_SHAREDCTRLSET_FC0DATAOUTEN_SHIFT` }
SYSCTL flexcomm signal.

Driver version

- #define `FSL_SYSCTL_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 5)`)
Group sysctl driver version for SDK.

Initialization and deinitialization

- void `SYSCTL_Init` (`SYSCTL_Type *base`)
SYSCTL initial.
- void `SYSCTL_Deinit` (`SYSCTL_Type *base`)
SYSCTL deinit.

SYSCTL share signal configure

- void `SYSCTL_SetFlexcommShareSet` (`SYSCTL_Type *base`, `uint32_t flexCommIndex`, `uint32_t sckSet`, `uint32_t wsSet`, `uint32_t dataInSet`, `uint32_t dataOutSet`)
SYSCTL share set configure for flexcomm.
- void `SYSCTL_SetShareSet` (`SYSCTL_Type *base`, `uint32_t flexCommIndex`, `sysctl_fcctrlsel_signal_t signal`, `uint32_t set`)
SYSCTL share set configure for separate signal.
- void `SYSCTL_SetShareSetSrc` (`SYSCTL_Type *base`, `uint32_t setIndex`, `uint32_t sckShareSrc`, `uint32_t wsShareSrc`, `uint32_t dataInShareSrc`, `uint32_t dataOutShareSrc`)
SYSCTL share set source configure.
- void `SYSCTL_SetShareSignalSrc` (`SYSCTL_Type *base`, `uint32_t setIndex`, `sysctl_sharedctrlset_signal_t signal`, `uint32_t shareSrc`)
SYSCTL sck source configure.

38.2 Macro Definition Documentation

38.2.1 #define FSL_SYSCTL_DRIVER_VERSION (MAKE_VERSION(2, 0, 5))

Version 2.0.5.

38.3 Enumeration Type Documentation

38.3.1 enum _sysctl_share_set_index

Enumerator

kSYSCTL_ShareSet0 share set 0
kSYSCTL_ShareSet1 share set 1

38.3.2 enum _sysctl_fcctrlsel_signal

Enumerator

kSYSCTL_FlexcommSignalSCK SCK signal.
kSYSCTL_FlexcommSignalWS WS signal.
kSYSCTL_FlexcommSignalDataIn Data in signal.
kSYSCTL_FlexcommSignalDataOut Data out signal.

38.3.3 enum _sysctl_share_src

Enumerator

kSYSCTL_Flexcomm0 share set 0
kSYSCTL_Flexcomm1 share set 1
kSYSCTL_Flexcomm2 share set 2
kSYSCTL_Flexcomm4 share set 4
kSYSCTL_Flexcomm5 share set 5
kSYSCTL_Flexcomm6 share set 6
kSYSCTL_Flexcomm7 share set 7

38.3.4 enum _sysctl_dataout_mask

Enumerator

kSYSCTL_Flexcomm0DataOut share set 0
kSYSCTL_Flexcomm1DataOut share set 1

kSYSCTL_Flexcomm2DataOut share set 2
kSYSCTL_Flexcomm4DataOut share set 4
kSYSCTL_Flexcomm5DataOut share set 5
kSYSCTL_Flexcomm6DataOut share set 6
kSYSCTL_Flexcomm7DataOut share set 7

38.3.5 enum _sysctl_sharedctrlset_signal

Enumerator

kSYSCTL_SharedCtrlSignalSCK SCK signal.
kSYSCTL_SharedCtrlSignalWS WS signal.
kSYSCTL_SharedCtrlSignalDataIn Data in signal.
kSYSCTL_SharedCtrlSignalDataOut Data out signal.

38.4 Function Documentation

38.4.1 void SYSCTL_Init (SYSCTL_Type * *base*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
-------------	--

38.4.2 void SYSCTL_Deinit (SYSCTL_Type * *base*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
-------------	--

38.4.3 void SYSCTL_SetFlexcommShareSet (SYSCTL_Type * *base*, uint32_t *flexCommIndex*, uint32_t *sckSet*, uint32_t *wsSet*, uint32_t *dataInSet*, uint32_t *dataOutSet*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral.
<i>flexCommIndex</i>	index of flexcomm, reference <code>_sysctl_share_src</code>
<i>sckSet</i>	share set for sck,reference <code>_sysctl_share_set_index</code>
<i>wsSet</i>	share set for ws, reference <code>_sysctl_share_set_index</code>
<i>dataInSet</i>	share set for data in, reference <code>_sysctl_share_set_index</code>
<i>dataOutSet</i>	share set for data out, reference <code>_sysctl_dataout_mask</code>

38.4.4 void SYSCTL_SetShareSet (SYSCTL_Type * *base*, uint32_t *flexCommIndex*, sysctl_fcctrlsel_signal_t *signal*, uint32_t *set*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral
<i>flexCommIndex</i>	index of flexcomm,reference <code>_sysctl_share_src</code>
<i>signal</i>	FCCTRLSEL signal shift
<i>set</i>	share set for sck, reference <code>_sysctl_share_set_index</code>

38.4.5 void SYSCTL_SetShareSetSrc (SYSCTL_Type * *base*, uint32_t *setIndex*, uint32_t *sckShareSrc*, uint32_t *wsShareSrc*, uint32_t *dataInShareSrc*, uint32_t *dataOutShareSrc*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral
<i>setIndex</i>	index of share set, reference <code>_sysctl_share_set_index</code>
<i>sckShareSrc</i>	sck source for this share set,reference <code>_sysctl_share_src</code>
<i>wsShareSrc</i>	ws source for this share set,reference <code>_sysctl_share_src</code>
<i>dataInShareSrc</i>	data in source for this share set,reference <code>_sysctl_share_src</code>
<i>dataOutShareSrc</i>	data out source for this share set,reference <code>_sysctl_dataout_mask</code>

38.4.6 void SYSCTL_SetShareSignalSrc (SYSCTL_Type * *base*, uint32_t *setIndex*, sysctl_sharedctrlset_signal_t *signal*, uint32_t *shareSrc*)

Parameters

<i>base</i>	Base address of the SYSCTL peripheral
<i>setIndex</i>	index of share set, reference <code>_sysctl_share_set_index</code>
<i>signal</i>	FCCTRLSEL signal shift
<i>shareSrc</i>	sck source fro this share set,reference <code>_sysctl_share_src</code>

Chapter 39

UTICK: MicroTick Timer Driver

39.1 Overview

The MCUXpresso SDK provides a peripheral driver for the UTICK module of MCUXpresso SDK devices.

UTICK driver is created to help user to operate the UTICK module. The UTICK timer can be used as a low power timer. The APIs can be used to enable the UTICK module, initialize it and set the time. UTICK can be used as a wake up source from low power mode.

39.2 Typical use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/utick`

Files

- file [fsl_utick.h](#)

Typedefs

- typedef enum [_utick_mode](#) [utick_mode_t](#)
UTICK timer operational mode.
- typedef void(* [utick_callback_t](#))(void)
UTICK callback function.

Enumerations

- enum [_utick_mode](#) {
[kUTICK_Onetime](#) = 0x0U,
[kUTICK_Repeat](#) = 0x1U }
UTICK timer operational mode.

Driver version

- #define [FSL_UTICK_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 5))
UTICK driver version 2.0.5.

Initialization and deinitialization

- void [UTICK_Init](#) ([UTICK_Type](#) *base)
Initializes an UTICK by turning its bus clock on.
- void [UTICK_Deinit](#) ([UTICK_Type](#) *base)
Deinitializes a UTICK instance.
- uint32_t [UTICK_GetStatusFlags](#) ([UTICK_Type](#) *base)
Get Status Flags.

- void **UTICK_ClearStatusFlags** (UTICK_Type *base)
Clear Status Interrupt Flags.
- void **UTICK_SetTick** (UTICK_Type *base, utick_mode_t mode, uint32_t count, utick_callback_t cb)
Starts UTICK.
- void **UTICK_HandleIRQ** (UTICK_Type *base, utick_callback_t cb)
UTICK Interrupt Service Handler.

39.3 Macro Definition Documentation

39.3.1 #define FSL_UTICK_DRIVER_VERSION (MAKE_VERSION(2, 0, 5))

39.4 Typedef Documentation

39.4.1 typedef enum _utick_mode utick_mode_t

39.4.2 typedef void(* utick_callback_t)(void)

39.5 Enumeration Type Documentation

39.5.1 enum _utick_mode

Enumerator

- kUTICK_Onetime* Trigger once.
- kUTICK_Repeat* Trigger repeatedly.

39.6 Function Documentation

39.6.1 void UTICK_Init (UTICK_Type * base)

39.6.2 void UTICK_Deinit (UTICK_Type * base)

This function shuts down Utick bus clock

Parameters

<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

39.6.3 uint32_t UTICK_GetStatusFlags (UTICK_Type * base)

This returns the status flag

Parameters

<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

Returns

status register value

39.6.4 void UTICK_ClearStatusFlags (UTICK_Type * *base*)

This clears intr status flag

Parameters

<i>base</i>	UTICK peripheral base address.
-------------	--------------------------------

Returns

none

39.6.5 void UTICK_SetTick (UTICK_Type * *base*, utick_mode_t *mode*, uint32_t *count*, utick_callback_t *cb*)

This function starts a repeat/onetime countdown with an optional callback

Parameters

<i>base</i>	UTICK peripheral base address.
<i>mode</i>	UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)
<i>count</i>	UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)
<i>cb</i>	UTICK callback (can be left as NULL if none, otherwise should be a void func(void))

Returns

none

39.6.6 void UTICK_HandleIRQ (UTICK_Type * *base*, utick_callback_t *cb*)

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [UTICK_SetTick\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

Parameters

<i>base</i>	UTICK peripheral base address.
<i>cb</i>	callback scheduled for this instance of UTICK

Returns

none

Chapter 40

WWDT: Windowed Watchdog Timer Driver

40.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

40.2 Function groups

40.2.1 Initialization and deinitialization

The function [WWDT_Init\(\)](#) initializes the watchdog timer with specified configurations. The configurations include timeout value and whether to enable watchdog after init. The function [WWDT_GetDefaultConfig\(\)](#) gets the default configurations.

The function [WWDT_Deinit\(\)](#) disables the watchdog and the module clock.

40.2.2 Status

Provides functions to get and clear the WWDT status.

40.2.3 Interrupt

Provides functions to enable/disable WWDT interrupts and get current enabled interrupts.

40.2.4 Watch dog Refresh

The function [WWDT_Refresh\(\)](#) feeds the WWDT.

40.3 Typical use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/wwdt`

Files

- file [fsl_wwdt.h](#)

Data Structures

- struct [_wwdt_config](#)
Describes WWDT configuration structure. [More...](#)

Typedefs

- typedef struct `_wwdt_config wwdt_config_t`
Describes WWDT configuration structure.

Enumerations

- enum `_wwdt_status_flags_t` {
`kWWDT_TimeoutFlag = WWDT_MOD_WDTOF_MASK,`
`kWWDT_WarningFlag = WWDT_MOD_WDINT_MASK }`
WWDT status flags.

Driver version

- #define `FSL_WWDT_DRIVER_VERSION (MAKE_VERSION(2, 1, 9))`
Defines WWDT driver version.

Refresh sequence

- #define `WWDT_FIRST_WORD_OF_REFRESH (0xAAU)`
First word of refresh sequence.
- #define `WWDT_SECOND_WORD_OF_REFRESH (0x55U)`
Second word of refresh sequence.

WWDT Initialization and De-initialization

- void `WWDT_GetDefaultConfig (wwdt_config_t *config)`
Initializes WWDT configure structure.
- void `WWDT_Init (WWDT_Type *base, const wwdt_config_t *config)`
Initializes the WWDT.
- void `WWDT_Deinit (WWDT_Type *base)`
Shuts down the WWDT.

WWDT Functional Operation

- static void `WWDT_Enable (WWDT_Type *base)`
Enables the WWDT module.
- static void `WWDT_Disable (WWDT_Type *base)`
Disables the WWDT module.
- static uint32_t `WWDT_GetStatusFlags (WWDT_Type *base)`
Gets all WWDT status flags.
- void `WWDT_ClearStatusFlags (WWDT_Type *base, uint32_t mask)`
Clear WWDT flag.
- static void `WWDT_SetWarningValue (WWDT_Type *base, uint32_t warningValue)`
Set the WWDT warning value.
- static void `WWDT_SetTimeoutValue (WWDT_Type *base, uint32_t timeoutCount)`
Set the WWDT timeout value.
- static void `WWDT_SetWindowValue (WWDT_Type *base, uint32_t windowValue)`
Sets the WWDT window value.
- void `WWDT_Refresh (WWDT_Type *base)`
Refreshes the WWDT timer.

40.4 Data Structure Documentation

40.4.1 struct _wwdt_config

Data Fields

- bool [enableWwdt](#)
Enables or disables WWDT.
- bool [enableWatchdogReset](#)
true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset
- bool [enableWatchdogProtect](#)
true: Enable watchdog protect i.e timeout value can only be changed after counter is below warning & window values false: Disable watchdog protect; timeout value can be changed at any time
- uint32_t [windowValue](#)
Window value, set this to 0xFFFFFFFF if windowing is not in effect.
- uint32_t [timeoutValue](#)
Timeout value.
- uint32_t [warningValue](#)
Watchdog time counter value that will generate a warning interrupt.
- uint32_t [clockFreq_Hz](#)
Watchdog clock source frequency.

Field Documentation

(1) uint32_t _wwdt_config::warningValue

Set this to 0 for no warning

(2) uint32_t _wwdt_config::clockFreq_Hz

40.5 Macro Definition Documentation

40.5.1 #define FSL_WWDT_DRIVER_VERSION (MAKE_VERSION(2, 1, 9))

40.6 Typedef Documentation

40.6.1 typedef struct _wwdt_config wwdt_config_t

40.7 Enumeration Type Documentation

40.7.1 enum _wwdt_status_flags_t

This structure contains the WWDT status flags for use in the WWDT functions.

Enumerator

kWWDT_TimeoutFlag Time-out flag, set when the timer times out.

kWWDT_WarningFlag Warning interrupt flag, set when timer is below the value WDWARNINT.

40.8 Function Documentation

40.8.1 void WWDT_GetDefaultConfig (wwdt_config_t * config)

This function initializes the WWDT configure structure to default value. The default value are:

```
* config->enableWwdt = true;
* config->enableWatchdogReset = false;
* config->enableWatchdogProtect = false;
* config->enableLockOscillator = false;
* config->windowValue = 0xFFFFFU;
* config->timeoutValue = 0xFFFFFU;
* config->warningValue = 0;
*
```

Parameters

<i>config</i>	Pointer to WWDT config structure.
---------------	-----------------------------------

See Also

[wwdt_config_t](#)

40.8.2 void WWDT_Init (WWDT_Type * base, const wwdt_config_t * config)

This function initializes the WWDT. When called, the WWDT runs according to the configuration.

Example:

```
* wwdt_config_t config;
* WWDT_GetDefaultConfig(&config);
* config.timeoutValue = 0x7ffU;
* WWDT_Init(wwdt_base, &config);
*
```

Parameters

<i>base</i>	WWDT peripheral base address
<i>config</i>	The configuration of WWDT

40.8.3 void WWDT_Deinit (WWDT_Type * base)

This function shuts down the WWDT.

Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

40.8.4 static void WWDT_Enable (WWDT_Type * *base*) [inline], [static]

This function write value into WWDT_MOD register to enable the WWDT, it is a write-once bit; once this bit is set to one and a watchdog feed is performed, the watchdog timer will run permanently.

Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

40.8.5 static void WWDT_Disable (WWDT_Type * *base*) [inline], [static]

Deprecated Do not use this function. It will be deleted in next release version, for once the bit field of WDEN written with a 1, it can not be re-written with a 0.

This function write value into WWDT_MOD register to disable the WWDT.

Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

40.8.6 static uint32_t WWDT_GetStatusFlags (WWDT_Type * *base*) [inline], [static]

This function gets all status flags.

Example for getting Timeout Flag:

```
* uint32_t status;
* status = WWDT_GetStatusFlags(wwdt_base) &
*     kWWDT_TimeoutFlag;
*
```


Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [_wwdt_status_flags_t](#)

40.8.7 void WWDT_ClearStatusFlags (WWDT_Type * *base*, uint32_t *mask*)

This function clears WWDT status flag.

Example for clearing warning flag:

```
* WWDT_ClearStatusFlags(wwdt_base, kWWDTClearWarningFlag);
*
```

Parameters

<i>base</i>	WWDT peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration _wwdt_status_flags_t

40.8.8 static void WWDT_SetWarningValue (WWDT_Type * *base*, uint32_t *warningValue*) [inline], [static]

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter is no longer greater than the value defined by WARNINT, an interrupt will be generated after the subsequent WDCLK.

Parameters

<i>base</i>	WWDT peripheral base address
<i>warningValue</i>	WWDT warning value.

40.8.9 static void WWDT_SetTimeoutValue (WWDT_Type * *base*, uint32_t *timeoutCount*) [inline], [static]

This function sets the timeout value. Every time a feed sequence occurs the value in the TC register is loaded into the Watchdog timer. Writing a value below 0xFF will cause 0xFF to be loaded into the TC

register. Thus the minimum time-out interval is $TWDCLK * 256 * 4$. If `enableWatchdogProtect` flag is true in `wwdt_config_t` config structure, any attempt to change the timeout value before the watchdog counter is below the warning and window values will cause a watchdog reset and set the `WDTOF` flag.

Parameters

<i>base</i>	WWDT peripheral base address
<i>timeoutCount</i>	WWDT timeout value, count of WWDT clock tick.

40.8.10 static void WWDT_SetWindowValue (WWDT_Type * *base*, uint32_t *windowValue*) [*inline*], [*static*]

The WINDOW register determines the highest TV value allowed when a watchdog feed is performed. If a feed sequence occurs when timer value is greater than the value in WINDOW, a watchdog event will occur. To disable windowing, set windowValue to 0xFFFFFFFF (maximum possible timer value) so windowing is not in effect.

Parameters

<i>base</i>	WWDT peripheral base address
<i>windowValue</i>	WWDT window value.

40.8.11 void WWDT_Refresh (WWDT_Type * *base*)

This function feeds the WWDT. This function should be called before WWDT timer is in timeout. Otherwise, a reset is asserted.

Parameters

<i>base</i>	WWDT peripheral base address
-------------	------------------------------


Chapter 41

Debug Console

41.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the layout of debug console.



Debug console overview

41.2 Function groups

41.2.1 Initialization

To initialize the debug console, call the `DbgConsole_Init()` function with these parameters. This function automatically enables the module and the clock.

```
status_t DbgConsole_Init(uint8_t instance, uint32_t baudRate,  
    serial_port_type_t device, uint32_t clkSrcFreq);
```

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type  
{  
    kSerialPort_Uart = 1U,  
    kSerialPort_UsbCdc,  
    kSerialPort_Swo,  
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. This example shows how to call the `DbgConsole_Init()` given the user configuration structure.

```
DbgConsole_Init (BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE,
                BOARD_DEBUG_UART_CLK_FREQ);
```

41.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype " `%[flags][width][.precision][length]specifier`", which is explained below

flags	Description
-	Left-justified within the given field width. Right-justified is the default.
+	Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.
(space)	If no sign is written, a blank space is inserted before the value.
#	Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed.
0	Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).

Width	Description
(number)	A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger.
*	The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

.precision	Description
.number	For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed.
.*	The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.

length	Description
Do not support	

specifier	Description
d or i	Signed decimal integer
f	Decimal floating point
F	Decimal floating point capital letters
x	Unsigned hexadecimal integer
X	Unsigned hexadecimal integer capital letters
o	Signed octal
b	Binary value
p	Pointer address
u	Unsigned decimal integer
c	Character
s	String of characters
n	Nothing printed

specifier	Description
-----------	-------------

- Support a format specifier for SCANF following this prototype " %[*][width][length]specifier", which is explained below

*	Description
	An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument.

width	Description
	This specifies the maximum number of characters to be read in the current reading operation.

length	Description
hh	The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).
h	The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).
l	The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
ll	The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.
L	The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).
j or z or t	Not supported

specifier	Qualifying Input	Type of argument
c	Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end.	char *
i	Integer: : Number optionally preceded with a + or - sign	int *
d	Decimal integer: Number optionally preceded with a + or - sign	int *
a, A, e, E, f, F, g, G	Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4	float *
o	Octal Integer:	int *
s	String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).	char *
u	Unsigned decimal integer.	unsigned int *

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
```



```

        version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
    toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */

```

41.2.3 SDK_DEBUGCONSOLE and SDK_DEBUGCONSOLE_UART

There are two macros `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` added to configure `PRINTF` and low level output perihperal.

- The macro `SDK_DEBUGCONSOLE` is used for forntend. Whether debug console redirect to toolchain or SDK or disabled, it decides which is the frontend of the debug console, Tool chain or SDK. The fuction can be set by the macro `SDK_DEBUGCONSOLE`.
- The macro `SDK_DEBUGCONSOLE_UART` is used for backend. It is use to decide whether provide low level IO implementation to toolchain `printf` and `scanf`. For example, within MCU-Xpresso, if the macro `SDK_DEBUGCONSOLE_UART` is defined, `__sys_write` and `__sys_readc` will be used when `__REDLIB__` is defined; `_write` and `_read` will be used in other cases. The macro does not specifically refer to the perihperal "UART". It refers to the external perihperal similar to UART, like as USB CDC, UART, SWO, etc. So if the macro `SDK_DEBUGCONSOLE_UART` is not defined when tool-chain `printf` is calling, the semihosting will be used.

The following the matrix show the effects of `SDK_DEBUGCONSOLE` and `SDK_DEBUGCONSOLE_UART` on `PRINTF` and `printf`. The green mark is the default setting of the debug console.

<code>SDK_DEBUGCONSOLE</code>	<code>SDK_DEBUGCONSOLE_UART</code>	<code>PRINTF</code>	<code>printf</code>
<code>DEBUGCONSOLE_-REDIRECT_TO_SDK</code>	defined	Low level peripheral*	Low level peripheral
<code>DEBUGCONSOLE_-REDIRECT_TO_SDK</code>	undefined	Low level peripheral*	semihost
<code>DEBUGCONSOLE_-REDIRECT_TO_TO-OLCHAIN</code>	defined	Low level peripheral*	Low level peripheral
<code>DEBUGCONSOLE_-REDIRECT_TO_TO-OLCHAIN</code>	undefined	semihost	semihost
<code>DEBUGCONSOLE_-DISABLE</code>	defined	No ouput	Low level peripheral
<code>DEBUGCONSOLE_-DISABLE</code>	undefined	No ouput	semihost

SDK_DEBUGCONSOLE	SDK_DEBUGCONSOLE_UART	PRINTF	printf
------------------	-----------------------	--------	--------

* the low level peripheral could be USB CDC, UART, or SWO, and so on.

41.3 Typical use case

Some examples use the PUTCHAR & GETCHAR function

```
ch = GETCHAR();
PUTCHAR(ch);
```

Some examples use the PRINTF function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalent 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\r\nTime: %u ticks %2.5f milliseconds\r\n\r\nDONE\r\n\r\n", "1 day", 86400, 86.4);
```

Some examples use the SCANF function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

Print out failure messages using MCUXpresso SDK __assert_func:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
    PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
        , line, func);
    for (;;)
    {}
}
```

Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl_sbrk.c' in path: ..\{package}\devices\{subset}\utilities\fsl-_sbrk.c to your project.

Modules

- [SWO](#)
- [Semihosting](#)
- [debug console configuration](#)

The configuration is used for debug console only.

Macros

- #define [DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN](#) 0U
Definition select redirect toolchain printf, scanf to uart or not.
- #define [DEBUGCONSOLE_REDIRECT_TO_SDK](#) 1U
Select SDK version printf, scanf.
- #define [DEBUGCONSOLE_DISABLE](#) 2U
Disable debugconsole function.
- #define [SDK_DEBUGCONSOLE](#) [DEBUGCONSOLE_REDIRECT_TO_SDK](#)
Definition to select sdk or toolchain printf, scanf.
- #define [PRINTF](#) [DbgConsole_Printf](#)
Definition to select redirect toolchain printf, scanf to uart or not.

Variables

- [serial_handle_t g_serialHandle](#)
serial manager handle

Initialization

- [status_t DbgConsole_Init](#) (uint8_t instance, uint32_t baudRate, [serial_port_type_t](#) device, uint32_t clkSrcFreq)
Initializes the peripheral used for debug messages.
- [status_t DbgConsole_Deinit](#) (void)
De-initializes the peripheral used for debug messages.
- [status_t DbgConsole_EnterLowpower](#) (void)
Prepares to enter low power consumption.
- [status_t DbgConsole_ExitLowpower](#) (void)
Restores from low power consumption.
- int [DbgConsole_Printf](#) (const char *fmt_s,...)
Writes formatted output to the standard output stream.
- int [DbgConsole_Vprintf](#) (const char *fmt_s, va_list formatStringArg)
Writes formatted output to the standard output stream.
- int [DbgConsole_Putchar](#) (int ch)
Writes a character to stdout.
- int [DbgConsole_Scanf](#) (char *fmt_s,...)
Reads formatted data from the standard input stream.
- int [DbgConsole_Getchar](#) (void)

- *Reads a character from standard input.*
int [DbgConsole_BlockingPrintf](#) (const char *fmt_s,...)
Writes formatted output to the standard output stream with the blocking mode.
- int [DbgConsole_BlockingVprintf](#) (const char *fmt_s, va_list formatStringArg)
Writes formatted output to the standard output stream with the blocking mode.
- [status_t DbgConsole_Flush](#) (void)
Debug console flush.
- [status_t DbgConsole_TryGetchar](#) (char *ch)
Debug console try to get char This function provides a API which will not block current task, if character is available return it, otherwise return fail.

41.4 Macro Definition Documentation

41.4.1 #define DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN 0U

Select toolchain printf and scanf.

41.4.2 #define DEBUGCONSOLE_REDIRECT_TO_SDK 1U

41.4.3 #define DEBUGCONSOLE_DISABLE 2U

41.4.4 #define SDK_DEBUGCONSOLE DEBUGCONSOLE_REDIRECT_TO_SDK

The macro only support to be redefined in project setting.

41.4.5 #define PRINTF DbgConsole_Printf

if SDK_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

41.5 Function Documentation

41.5.1 status_t DbgConsole_Init (uint8_t instance, uint32_t baudRate, serial_port_type_t device, uint32_t clkSrcFreq)

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

Parameters

<i>instance</i>	The instance of the module.If the device is kSerialPort_Uart, the instance is UART peripheral instance. The UART hardware peripheral type is determined by UART adapter. For example, if the instance is 1, if the lpuart_adapter.c is added to the current project, the UART peripheral is LPUART1. If the uart_adapter.c is added to the current project, the UART peripheral is UART1.
<i>baudRate</i>	The desired baud rate in bits per second.
<i>device</i>	Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"> • kSerialPort_Uart, • kSerialPort_UsbCdc
<i>clkSrcFreq</i>	Frequency of peripheral source clock.

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_Success</i>	Execution successfully
------------------------	------------------------

41.5.2 status_t DbgConsole_Deinit (void)

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

Returns

Indicates whether de-initialization was successful or not.

41.5.3 status_t DbgConsole_EnterLowpower (void)

This function is used to prepare to enter low power consumption.

Returns

Indicates whether de-initialization was successful or not.

41.5.4 status_t DbgConsole_ExitLowpower (void)

This function is used to restore from low power consumption.

Returns

Indicates whether de-initialization was successful or not.

41.5.5 int DbgConsole_Printf (const char * *fmt_s*, ...)

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

41.5.6 int DbgConsole_Vprintf (const char * *fmt_s*, va_list *formatStringArg*)

Call this function to write a formatted output to the standard output stream.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatString-Arg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

41.5.7 int DbgConsole_Putchar (int *ch*)

Call this function to write a character to stdout.

Parameters

<i>ch</i>	Character to be written.
-----------	--------------------------

Returns

Returns the character written.

41.5.8 int DbgConsole_Scanf (char * *fmt_s*, ...)

Call this function to read formatted data from the standard input stream.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of fields successfully converted and assigned.

41.5.9 int DbgConsole_Getchar (void)

Call this function to read a character from standard input.

Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

Returns

Returns the character read.

41.5.10 int DbgConsole_BlockingPrintf (const char * *fmt_s*, ...)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set or not. The function could be used in system ISR mode with `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set.

Parameters

<i>fmt_s</i>	Format control string.
--------------	------------------------

Returns

Returns the number of characters printed or a negative value if an error occurs.

41.5.11 int DbgConsole_BlockingVprintf (const char * *fmt_s*, va_list *formatStringArg*)

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set or not. The function could be used in system ISR mode with `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` set.

Parameters

<i>fmt_s</i>	Format control string.
<i>formatStringArg</i>	Format arguments.

Returns

Returns the number of characters printed or a negative value if an error occurs.

41.5.12 status_t DbgConsole_Flush (void)

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

41.5.13 `status_t DbgConsole_TryGetchar (char * ch)`

Parameters

<i>ch</i>	the address of char to receive
-----------	--------------------------------

Returns

Indicates get char was successful or not.

41.6 debug console configuration

The configuration is used for debug console only.

41.6.1 Overview

Please note, it is not used for debug console lite.

Macros

- #define `DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN` (512U)
If Non-blocking mode is needed, please define it at project setting, otherwise blocking mode is the default transfer mode.
- #define `DEBUG_CONSOLE_RECEIVE_BUFFER_LEN` (1024U)
define the receive buffer length which is used to store the user input, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's utilization, should be set per platform's capability and software requirement.
- #define `DEBUG_CONSOLE_TX_RELIABLE_ENABLE` (1U)
Whether enable the reliable TX function If the macro is zero, the reliable TX function of the debug console is disabled.
- #define `DEBUG_CONSOLE_RX_ENABLE` (1U)
Whether enable the RX function If the macro is zero, the receive function of the debug console is disabled.
- #define `DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN` (128U)
define the MAX log length debug console support , that is when you call printf("log", x);, the log length can not bigger than this value.
- #define `DEBUG_CONSOLE_SCANF_MAX_LOG_LEN` (20U)
define the buffer support buffer scanf log length, that is when you call scanf("log", &x);, the log length can not bigger than this value.
- #define `DEBUG_CONSOLE_SYNCHRONIZATION_BM` 0
Debug console synchronization User should not change these macro for synchronization mode, but add the corresponding synchronization mechanism per different software environment.
- #define `DEBUG_CONSOLE_SYNCHRONIZATION_FREERTOS` 1
synchronization for freertos software
- #define `DEBUG_CONSOLE_SYNCHRONIZATION_MODE` `DEBUG_CONSOLE_SYNCHRONIZATION_BM`
RTOS synchronization mechanism disable If not defined, default is enable, to avoid multitask log print mess.
- #define `DEBUG_CONSOLE_ENABLE_ECHO_FUNCTION` 0
echo function support If you want to use the echo function, please define `DEBUG_CONSOLE_ENABLE_ECHO` at your project setting.
- #define `BOARD_USE_VIRTUALCOM` 0U
Definition to select virtual com(USB CDC) as the debug console.

41.6.2 Macro Definition Documentation

41.6.2.1 #define DEBUG_CONSOLE_TRANSMIT_BUFFER_LEN (512U)

Warning: If you want to use non-blocking transfer, please make sure the corresponding IO interrupt is enable, otherwise there is no output. And non-blocking is combine with buffer, no matter bare-metal or rtos. Below shows how to configure in your project if you want to use non-blocking mode. For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols". For KEIL, click "Options for Target... ", define it in "C/C++->Preprocessor Symbols->Define". For ARM-GCC, open CmakeLists.txt and add the following lines, "SET(CMAKE_C_FLAGS_DEBUG "\${CMAKE_C_FLAGS_DEBUG} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING)" for debug target. "SET(CMAKE_C_FLAGS_RELEASE "\${CMAKE_C_FLAGS_RELEASE} -DDEBUG_CONSOLE_TRANSFER_NON_BLOCKING)" for release target. For MCUXpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

define the transmit buffer length which is used to store the multi task log, buffer is enabled automatically when non-blocking transfer is using, This value will affect the RAM's utilization, should be set per paltform's capability and software requirement. If it is configured too small, log maybe missed , because the log will not be buffered if the buffer is full, and the print will return immediately with -1. And this value should be multiple of 4 to meet memory alignment.

41.6.2.2 #define DEBUG_CONSOLE_RECEIVE_BUFFER_LEN (1024U)

If it is configured too small, log maybe missed, because buffer will be overwritten if buffer is too small. And this value should be multiple of 4 to meet memory alignment.

41.6.2.3 #define DEBUG_CONSOLE_TX_RELIABLE_ENABLE (1U)

When the macro is zero, the string of PRINTF will be thrown away after the transmit buffer is full.

41.6.2.4 #define DEBUG_CONSOLE_PRINTF_MAX_LOG_LEN (128U)

This macro decide the local log buffer length, the buffer locate at stack, the stack maybe overflow if the buffer is too big and current task stack size not big enough.

41.6.2.5 #define DEBUG_CONSOLE_SCANF_MAX_LOG_LEN (20U)

As same as the DEBUG_CONSOLE_BUFFER_PRINTF_MAX_LOG_LEN.

41.6.2.6 **#define DEBUG_CONSOLE_SYNCHRONIZATION_BM 0**

Such as, if another RTOS is used, add: `#define DEBUG_CONSOLE_SYNCHRONIZATION_XXXX 3` in this configuration file and implement the synchronization in `fsl.log.c`.

synchronization for baremetal software

41.6.2.7 **#define DEBUG_CONSOLE_SYNCHRONIZATION_MODE DEBUG_CONSOLE_SYNCHRONIZATION_BM**

If other RTOS is used, you can implement the RTOS's specific synchronization mechanism in `fsl.log.c`. If synchronization is disabled, log maybe messed on terminal.

41.6.2.8 **#define BOARD_USE_VIRTUALCOM 0U**

41.7 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as `printf()` and `scanf()`, to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

41.7.1 Guide Semihosting for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging, if you want use PRINTF with semihosting, please make sure the `SDK_DEBUGCONSOLE` is `DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN`.

Step 1: Setting up the environment

1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
3. The project is now ready to be built.

Step 2: Building the project

1. Compile and link the project by choosing Project>Make or F7.
2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

Step 3: Starting semihosting

1. Choose "Semihosting_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via semihosting. Please Make sure the `SDK_DEBUGCONSOLE_UART` is not defined in project settings.
4. Start the project by choosing Project>Download and Debug.
5. Choose View>Terminal I/O to display the output from the I/O operations.

41.7.2 Guide Semihosting for Keil μ Vision

NOTE: Semihosting is not support by MDK-ARM, use the retargeting functionality of MDK-ARM instead.

41.7.3 Guide Semihosting for MCUXpresso IDE

Step 1: Setting up the environment

1. To set debugger options, choose Project>Properties. select the setting category.
2. Select Tool Settings, unfold MCU C Compile.
3. Select Preprocessor item.
4. Set SDK_DEBUGCONSOLE=0, if set SDK_DEBUGCONSOLE=1, the log will be redirect to the UART.

Step 2: Building the project

1. Compile and link the project.

Step 3: Starting semihosting

1. Download and debug the project.
2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

41.7.4 Guide Semihosting for ARMGCC

Step 1: Setting up the environment

1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
2. Turn on "PuTTY". Set up as follows.
 - "Host Name (or IP address)" : localhost
 - "Port" :2333
 - "Connection type" : Telet.
 - Click "Open".
3. Increase "Heap/Stack" for GCC to 0x2000:

Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__stack_size__=0x2000")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__stack_size__=0x2000")
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__heap_size__=0x2000")
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__heap_size__=0x2000")
```

Step 2: Building the project

1. Change "CMakeLists.txt":

Change "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=nano.specs")"

to "SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "\${CMAKE_EXE_LINKER_FLAGS_RELEASE} -specs=rdimon.specs")"

Replace paragraph

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fno-common")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -ffunction-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fdata-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -ffreestanding")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -fno-builtin")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mthumb")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -mapcs")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} --gc-sections")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -static")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -z")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} -Xlinker")

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} muldefs")

To

SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "\${CMAKE_EXE_LINKER_FLAGS_DEBUG} --specs=rdimon.specs ")

Remove

target_link_libraries(semihosting_ARMGCC.elf debug nosys)

2. Run "build_debug.bat" to build project

Step 3: Starting semihosting

1. Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\trkr64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x00000000)
continue
```

2. After the setting, press "enter". The PuTTY window now shows the printf() output.

41.8 SWO

Serial wire output is a mechanism for ARM targets to output signal from core through a single pin. Some IDEs also support SWO, such IAR and KEIL, both input and output are supported, see below for details.

41.8.1 Guide SWO for SDK

NOTE: After the setting both "printf" and "PRINTF" are available for debugging, JlinkSWOViewer can be used to capture the output log.

Step 1: Setting up the environment

1. Define SERIAL_PORT_TYPE_SWO in your project settings.
2. Prepare code, the port and baudrate can be decided by application, clkSrcFreq should be mcu core clock frequency:

```
DbgConsole_Init(instance, baudRate, kSerialPort_Swo, clkSrcFreq);
```

3. Use PRINTF or printf to print some thing in application.

Step 2: Building the project

Step 3: Download and run project

41.8.1.1 Guide SWO for IAR

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

1. Choose project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via SWO.
4. To configure the hardware's generation of trace data, click the SWO Configuration button available in the SWO Configuration dialog box. The value of the CPU clock option must reflect the frequency of the CPU clock speed at which the application executes. Note also that the settings you make are preserved between debug sessions. To decrease the amount of transmissions on the communication channel, you can disable the Timestamp option. Alternatively, set a lower rate for PC Sampling or use a higher SWO clock frequency.
5. Open the SWO Trace window from J-LINK, and click the Activate button to enable trace data collection.
6. There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use uppercase PRINTF to output log, The SDK_DEBUGCONSOLE_UART defined or not defined will not effect debug function. b: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to zero, then debug function ok. c: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to one, then debug function ok.

NOTE: Case a or c only apply at example which enable swo function,the SDK_DEBUGCONSOLE_UART definition in fsl_debug_console.h. For case a and c, Do and not do the above third step will be not affect function.

1. Start the project by choosing Project>Download and Debug.

Step 2: Building the project

Step 3: Starting swo

1. Download and debug application.
2. Choose View -> Terminal I/O to display the output from the I/O operations.
3. Run application.

41.8.2 Guide SWO for Keil μ Vision

NOTE: After the setting both "printf" and "scanf" are available for debugging.

Step 1: Setting up the environment

1. There are three cases for this SDK_DEBUGCONSOLE_UART whether or not defined. a: if use uppercase PRINTF to output log,the SDK_DEBUGCONSOLE_UART definition does not affect the functionality and skip the second step directly. b: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to zero,then start the second step. c: if use lowercase printf to output log and defined SDK_DEBUGCONSOLE_UART to one,then skip the second step directly.

NOTE: Case a or c only apply at example which enable swo function,the SDK_DEBUGCONSOLE_UART definition in fsl_debug_console.h.

1. In menu bar, click Management Run-Time Environment icon, select Compiler, unfold I/O, enable STDERR/STDIN/STDOUT and set the variant to ITM.
2. Open Project>Options for target or using Alt+F7 or click.
3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click O-K, please make sure the Core clock is set correctly, enable autodetect max SWO clk, enable ITM Stimulus Ports 0.

Step 3: Building the project

1. Compile and link the project by choosing Project>Build Target or using F7.

Step 4: Run the project

1. Choose "Debug" on menu bar or Ctrl F5.
2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
3. Run line by line to see result in Console Window.

41.8.3 Guide SWO for MCUXpresso IDE

NOTE: MCUX support SWO for LPC-Link2 debug probe only.

41.8.4 Guide SWO for ARMGCC

NOTE: ARMGCC has no library support SWO.

Chapter 42

Notification Framework

42.1 Overview

This section describes the programming interface of the Notifier driver.

42.2 Notifier Overview

The Notifier provides a configuration dynamic change service. Based on this service, applications can switch between pre-defined configurations. The Notifier enables drivers and applications to register callback functions to this framework. Each time that the configuration is changed, drivers and applications receive a notification and change their settings. To simplify, the Notifier only supports the static callback registration. This means that, for applications, all callback functions are collected into a static table and passed to the Notifier.

These are the steps for the configuration transition.

1. Before configuration transition, the Notifier sends a "BEFORE" message to the callback table. When this message is received, IP drivers should check whether any current processes can be stopped and stop them. If the processes cannot be stopped, the callback function returns an error.
The Notifier supports two types of transition policies, a graceful policy and a forceful policy. When the graceful policy is used, if some callbacks return an error while sending a "BEFORE" message, the configuration transition stops and the Notifier sends a "RECOVER" message to all drivers that have stopped. Then, these drivers can recover the previous status and continue to work. When the forceful policy is used, drivers are stopped forcefully.
2. After the "BEFORE" message is processed successfully, the system switches to the new configuration.
3. After the configuration changes, the Notifier sends an "AFTER" message to the callback table to notify drivers that the configuration transition is finished.

This example shows how to use the Notifier in the Power Manager application.

```
#include "fsl_notifier.h"

// Definition of the Power Manager callback.
status_t callback0(notifier_notification_block_t *notify, void *data)
{
    status_t ret = kStatus_Success;

    ...
    ...
    ...

    return ret;
}

// Definition of the Power Manager user function.
status_t APP_PowerModeSwitch(notifier_user_config_t *targetConfig, void *
    userData)
```

```

{
    ...
    ...
    ...
}
...
...
...
...
...
// Main function.
int main(void)
{
    // Define a notifier handle.
    notifier_handle_t powerModeHandle;

    // Callback configuration.
    user_callback_data_t callbackData0;

    notifier_callback_config_t callbackCfg0 = {callback0,
        kNOTIFIER_CallbackBeforeAfter,
        (void *)&callbackData0};

    notifier_callback_config_t callbacks[] = {callbackCfg0};

    // Power mode configurations.
    power_user_config_t vlprConfig;
    power_user_config_t stopConfig;

    notifier_user_config_t *powerConfigs[] = {&vlprConfig, &stopConfig};

    // Definition of a transition to and out the power modes.
    vlprConfig.mode = kAPP_PowerModeVlpr;
    vlprConfig.enableLowPowerWakeUpOnInterrupt = false;

    stopConfig = vlprConfig;
    stopConfig.mode = kAPP_PowerModeStop;

    // Create Notifier handle.
    NOTIFIER_CreateHandle(&powerModeHandle, powerConfigs, 2U, callbacks, 1U,
        APP_PowerModeSwitch, NULL);
    ...
    ...
    // Power mode switch.
    NOTIFIER_switchConfig(&powerModeHandle, targetConfigIndex,
        kNOTIFIER_PolicyAgreement);
}

```

Data Structures

- struct [_notifier_notification_block](#)
notification block passed to the registered callback function. [More...](#)
- struct [_notifier_callback_config](#)
Callback configuration structure. [More...](#)
- struct [_notifier_handle](#)
Notifier handle structure. [More...](#)

Typedefs

- typedef enum [_notifier_policy](#) [notifier_policy_t](#)
Notifier policies.
- typedef enum [_notifier_notification_type](#) [notifier_notification_type_t](#)

- *Notification type.*
- typedef enum [_notifier_callback_type](#) [notifier_callback_type_t](#)
The callback type, which indicates kinds of notification the callback handles.
- typedef void [notifier_user_config_t](#)
Notifier user configuration type.
- typedef [status_t](#)(* [notifier_user_function_t](#))([notifier_user_config_t](#) *targetConfig, void *userData)
Notifier user function prototype Use this function to execute specific operations in configuration switch.
- typedef struct [_notifier_notification_block](#) [notifier_notification_block_t](#)
notification block passed to the registered callback function.
- typedef [status_t](#)(* [notifier_callback_t](#))([notifier_notification_block_t](#) *notify, void *data)
Callback prototype.
- typedef struct [_notifier_callback_config](#) [notifier_callback_config_t](#)
Callback configuration structure.
- typedef struct [_notifier_handle](#) [notifier_handle_t](#)
Notifier handle structure.

Enumerations

- enum [_notifier_status](#) {
[kStatus_NOTIFIER_ErrorNotificationBefore](#),
[kStatus_NOTIFIER_ErrorNotificationAfter](#) }
Notifier error codes.
- enum [_notifier_policy](#) {
[kNOTIFIER_PolicyAgreement](#),
[kNOTIFIER_PolicyForcible](#) }
Notifier policies.
- enum [_notifier_notification_type](#) {
[kNOTIFIER_NotifyRecover](#) = 0x00U,
[kNOTIFIER_NotifyBefore](#) = 0x01U,
[kNOTIFIER_NotifyAfter](#) = 0x02U }
Notification type.
- enum [_notifier_callback_type](#) {
[kNOTIFIER_CallbackBefore](#) = 0x01U,
[kNOTIFIER_CallbackAfter](#) = 0x02U,
[kNOTIFIER_CallbackBeforeAfter](#) = 0x03U }
The callback type, which indicates kinds of notification the callback handles.

Functions

- [status_t](#) [NOTIFIER_CreateHandle](#) ([notifier_handle_t](#) *notifierHandle, [notifier_user_config_t](#) **configs, [uint8_t](#) configsNumber, [notifier_callback_config_t](#) *callbacks, [uint8_t](#) callbacksNumber, [notifier_user_function_t](#) userFunction, void *userData)
Creates a Notifier handle.
- [status_t](#) [NOTIFIER_SwitchConfig](#) ([notifier_handle_t](#) *notifierHandle, [uint8_t](#) configIndex, [notifier-_policy_t](#) policy)
Switches the configuration according to a pre-defined structure.

- uint8_t [NOTIFIER_GetErrorCallbackIndex](#) ([notifier_handle_t](#) *notifierHandle)
This function returns the last failed notification callback.

42.3 Data Structure Documentation

42.3.1 struct _notifier_notification_block

Data Fields

- [notifier_user_config_t](#) *targetConfig
Pointer to target configuration.
- [notifier_policy_t](#) policy
Configure transition policy.
- [notifier_notification_type_t](#) notifyType
Configure notification type.

Field Documentation

- (1) [notifier_user_config_t](#)* [_notifier_notification_block::targetConfig](#)
- (2) [notifier_policy_t](#) [_notifier_notification_block::policy](#)
- (3) [notifier_notification_type_t](#) [_notifier_notification_block::notifyType](#)

42.3.2 struct _notifier_callback_config

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. callback - pointer to the callback function callbackType - specifies when the callback is called callbackData - pointer to the data passed to the callback.

Data Fields

- [notifier_callback_t](#) callback
Pointer to the callback function.
- [notifier_callback_type_t](#) callbackType
Callback type.
- void * [callbackData](#)
Pointer to the data passed to the callback.

Field Documentation

- (1) `notifier_callback_t_notifier_callback_config::callback`
- (2) `notifier_callback_type_t_notifier_callback_config::callbackType`
- (3) `void*_notifier_callback_config::callbackData`

42.3.3 struct_notifier_handle

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. `NOTIFIER_CreateHandle()` must be called to initialize this handle.

Data Fields

- `notifier_user_config_t** configsTable`
Pointer to configure table.
- `uint8_t configsNumber`
Number of configurations.
- `notifier_callback_config_t* callbacksTable`
Pointer to callback table.
- `uint8_t callbacksNumber`
Maximum number of callback configurations.
- `uint8_t errorCallbackIndex`
Index of callback returns error.
- `uint8_t currentConfigIndex`
Index of current configuration.
- `notifier_user_function_t userFunction`
User function.
- `void* userData`
User data passed to user function.

Field Documentation

- (1) `notifier_user_config_t** _notifier_handle::configsTable`
- (2) `uint8_t _notifier_handle::configsNumber`
- (3) `notifier_callback_config_t* _notifier_handle::callbacksTable`
- (4) `uint8_t _notifier_handle::callbacksNumber`
- (5) `uint8_t _notifier_handle::errorCallbackIndex`
- (6) `uint8_t _notifier_handle::currentConfigIndex`
- (7) `notifier_user_function_t _notifier_handle::userFunction`
- (8) `void* _notifier_handle::userData`

42.4 Typedef Documentation

42.4.1 typedef enum `_notifier_policy` `notifier_policy_t`

Defines whether the user function execution is forced or not. For `kNOTIFIER_PolicyForcible`, the user function is executed regardless of the callback results, while `kNOTIFIER_PolicyAgreement` policy is used to exit `NOTIFIER_SwitchConfig()` when any of the callbacks returns error code. See also `NOTIFIER_SwitchConfig()` description.

42.4.2 typedef enum `_notifier_notification_type` `notifier_notification_type_t`

Used to notify registered callbacks

42.4.3 typedef enum `_notifier_callback_type` `notifier_callback_type_t`

Used in the callback configuration structure (`notifier_callback_config_t`) to specify when the registered callback is called during configuration switch initiated by the `NOTIFIER_SwitchConfig()`. Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect `NOTIFIER_SwitchConfig()` execution. See the `NOTIFIER_SwitchConfig()` and `notifier_policy_t` documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

42.4.4 typedef void notifier_user_config_t

Reference of the user defined configuration is stored in an array; the notifier switches between these configurations based on this array.

42.4.5 typedef status_t(* notifier_user_function_t)(notifier_user_config_t *targetConfig, void *userData)

Before and after this function execution, different notification is sent to registered callbacks. If this function returns any error code, [NOTIFIER_SwitchConfig\(\)](#) exits.

Parameters

<i>targetConfig</i>	target Configuration.
<i>userData</i>	Refers to other specific data passed to user function.

Returns

An error code or kStatus_Success.

42.4.6 typedef struct _notifier_notification_block notifier_notification_block_t

42.4.7 typedef status_t(* notifier_callback_t)(notifier_notification_block_t *notify, void *data)

Declaration of a callback. It is common for registered callbacks. Reference to function of this type is part of the `notifier_callback_config_t` callback configuration structure. Depending on callback type, function of this prototype is called (see [NOTIFIER_SwitchConfig\(\)](#)) before configuration switch, after it or in both use cases to notify about the switch progress (see `notifier_callback_type_t`). When called, the type of the notification is passed as a parameter along with the reference to the target configuration structure (see `notifier_notification_block_t`) and any data passed during the callback registration. When notified before the configuration switch, depending on the configuration switch policy (see `notifier_policy_t`), the callback may deny the execution of the user function by returning an error code different than `kStatus_Success` (see [NOTIFIER_SwitchConfig\(\)](#)).

Parameters

<i>notify</i>	Notification block.
<i>data</i>	Callback data. Refers to the data passed during callback registration. Intended to pass any driver or application data such as internal state information.

Returns

An error code or `kStatus_Success`.

42.4.8 typedef struct _notifier_callback_config notifier_callback_config_t

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. `callback` - pointer to the callback function `callbackType` - specifies when the callback is called `callbackData` - pointer to the data passed to the callback.

42.4.9 typedef struct _notifier_handle notifier_handle_t

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. [NOTIFIER_CreateHandle\(\)](#) must be called to initialize this handle.

42.5 Enumeration Type Documentation

42.5.1 enum _notifier_status

Used as return value of Notifier functions.

Enumerator

kStatus_NOTIFIER_ErrorNotificationBefore An error occurs during send "BEFORE" notification.

kStatus_NOTIFIER_ErrorNotificationAfter An error occurs during send "AFTER" notification.

42.5.2 enum _notifier_policy

Defines whether the user function execution is forced or not. For `kNOTIFIER_PolicyForcible`, the user function is executed regardless of the callback results, while `kNOTIFIER_PolicyAgreement` policy is used to exit [NOTIFIER_SwitchConfig\(\)](#) when any of the callbacks returns error code. See also [NOTIFIER_SwitchConfig\(\)](#) description.

Enumerator

kNOTIFIER_PolicyAgreement [NOTIFIER_SwitchConfig\(\)](#) method is exited when any of the callbacks returns error code.

kNOTIFIER_PolicyForcible The user function is executed regardless of the results.

42.5.3 enum _notifier_notification_type

Used to notify registered callbacks

Enumerator

kNOTIFIER_NotifyRecover Notify IP to recover to previous work state.

kNOTIFIER_NotifyBefore Notify IP that configuration setting is going to change.

kNOTIFIER_NotifyAfter Notify IP that configuration setting has been changed.

42.5.4 enum _notifier_callback_type

Used in the callback configuration structure ([notifier_callback_config_t](#)) to specify when the registered callback is called during configuration switch initiated by the [NOTIFIER_SwitchConfig\(\)](#). Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect [NOTIFIER_SwitchConfig\(\)](#) execution. See the [NOTIFIER_SwitchConfig\(\)](#) and [notifier_policy_t](#) documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

Enumerator

kNOTIFIER_CallbackBefore Callback handles BEFORE notification.

kNOTIFIER_CallbackAfter Callback handles AFTER notification.

kNOTIFIER_CallbackBeforeAfter Callback handles BEFORE and AFTER notification.

42.6 Function Documentation

42.6.1 `status_t NOTIFIER_CreateHandle (notifier_handle_t * notifierHandle,
notifier_user_config_t ** configs, uint8_t configsNumber, notifier_callback-
_config_t * callbacks, uint8_t callbacksNumber, notifier_user_function_t
userFunction, void * userData)`

Parameters

<i>notifierHandle</i>	A pointer to the notifier handle.
<i>configs</i>	A pointer to an array with references to all configurations which is handled by the Notifier.
<i>configsNumber</i>	Number of configurations. Size of the configuration array.
<i>callbacks</i>	A pointer to an array of callback configurations. If there are no callbacks to register during Notifier initialization, use NULL value.
<i>callbacks-Number</i>	Number of registered callbacks. Size of the callbacks array.
<i>userFunction</i>	User function.
<i>userData</i>	User data passed to user function.

Returns

An error Code or `kStatus_Success`.

42.6.2 `status_t NOTIFIER_SwitchConfig (notifier_handle_t * notifierHandle, uint8_t configIndex, notifier_policy_t policy)`

This function sets the system to the target configuration. Before transition, the Notifier sends notifications to all callbacks registered to the callback table. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array. The same order is used for before and after switch notifications. The notifications before the configuration switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the configuration change, further execution of this function depends on the notifier policy: the configuration change is either forced (`kNOTIFIER_PolicyForcible`) or exited (`kNOTIFIER_PolicyAgreement`). When configuration change is forced, the result of the before switch notifications are ignored. If an agreement is required, if any callback returns an error code, further notifications before switch notifications are cancelled and all already notified callbacks are re-invoked. The index of the callback which returned error code during pre-switch notifications is stored (any error codes during callbacks re-invocation are ignored) and `NOTIFIER_GetErrorCallback()` can be used to get it. Regardless of the policies, if any callback returns an error code, an error code indicating in which phase the error occurred is returned when `NOTIFIER_SwitchConfig()` exits.

Parameters

<i>notifierHandle</i>	pointer to notifier handle
<i>configIndex</i>	Index of the target configuration.
<i>policy</i>	Transaction policy, kNOTIFIER_PolicyAgreement or kNOTIFIER_PolicyForcible.

Returns

An error code or kStatus_Success.

42.6.3 uint8_t NOTIFIER_GetErrorCallbackIndex (notifier_handle_t * *notifierHandle*)

This function returns an index of the last callback that failed during the configuration switch while the last [NOTIFIER_SwitchConfig\(\)](#) was called. If the last [NOTIFIER_SwitchConfig\(\)](#) call ended successfully value equal to callbacks number is returned. The returned value represents an index in the array of static call-backs.

Parameters

<i>notifierHandle</i>	Pointer to the notifier handle
-----------------------	--------------------------------

Returns

Callback Index of the last failed callback or value equal to callbacks count.

Chapter 43

Shell

43.1 Overview

This section describes the programming interface of the Shell middleware.

Shell controls MCUs by commands via the specified communication peripheral based on the debug console driver.

43.2 Function groups

43.2.1 Initialization

To initialize the Shell middleware, call the [SHELL_Init\(\)](#) function with these parameters. This function automatically enables the middleware.

```
shell_status_t SHELL_Init(shell_handle_t shellHandle,  
    serial_handle_t serialHandle, char *prompt);
```

Then, after the initialization was successful, call a command to control MCUs.

This example shows how to call the [SHELL_Init\(\)](#) given the user configuration structure.

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
```

43.2.2 Advanced Feature

- Support to get a character from standard input devices.

```
static shell_status_t SHELL_GetChar(shell_context_handle_t *shellContextHandle, uint8_t *ch);
```

Commands	Description
help	List all the registered commands.
exit	Exit program.

43.2.3 Shell Operation

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");  
SHELL_Task((s_shellHandle);
```


Data Structures

- struct `_shell_command`
User command data configuration structure. [More...](#)

Macros

- #define `SHELL_NON_BLOCKING_MODE SERIAL_MANAGER_NON_BLOCKING_MODE`
Whether use non-blocking mode.
- #define `SHELL_AUTO_COMPLETE` (1U)
Macro to set on/off auto-complete feature.
- #define `SHELL_BUFFER_SIZE` (64U)
Macro to set console buffer size.
- #define `SHELL_MAX_ARGS` (8U)
Macro to set maximum arguments in command.
- #define `SHELL_HISTORY_COUNT` (3U)
Macro to set maximum count of history commands.
- #define `SHELL_IGNORE_PARAMETER_COUNT` (0xFF)
Macro to bypass arguments check.
- #define `SHELL_HANDLE_SIZE`
The handle size of the shell module.
- #define `SHELL_USE_COMMON_TASK` (0U)
Macro to determine whether use common task.
- #define `SHELL_TASK_PRIORITY` (2U)
Macro to set shell task priority.
- #define `SHELL_TASK_STACK_SIZE` (1000U)
Macro to set shell task stack size.
- #define `SHELL_HANDLE_DEFINE`(name) uint32_t name[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]
Defines the shell handle.
- #define `SHELL_COMMAND_DEFINE`(command, descriptor, callback, paramCount)
Defines the shell command structure.
- #define `SHELL_COMMAND`(command) &g_shellCommand##command
Gets the shell command pointer.

Typedefs

- typedef enum `_shell_status` shell_status_t
Shell status.
- typedef void * shell_handle_t
The handle of the shell module.
- typedef shell_status_t(* cmd_function_t)(shell_handle_t shellHandle, int32_t argc, char **argv)
User command function prototype.
- typedef struct `_shell_command` shell_command_t
User command data configuration structure.

Enumerations

- enum `_shell_status` {
`kStatus_SHELL_Success` = `kStatus_Success`,
`kStatus_SHELL_Error` = `MAKE_STATUS(kStatusGroup_SHELL, 1)`,
`kStatus_SHELL_OpenWriteHandleFailed` = `MAKE_STATUS(kStatusGroup_SHELL, 2)`,
`kStatus_SHELL_OpenReadHandleFailed` = `MAKE_STATUS(kStatusGroup_SHELL, 3)`,
`kStatus_SHELL_RetUsage` = `MAKE_STATUS(kStatusGroup_SHELL, 4)` }
Shell status.

Shell functional operation

- `shell_status_t SHELL_Init` (`shell_handle_t` shellHandle, `serial_handle_t` serialHandle, `char *prompt`)
Initializes the shell module.
- `shell_status_t SHELL_RegisterCommand` (`shell_handle_t` shellHandle, `shell_command_t *shellCommand`)
Registers the shell command.
- `shell_status_t SHELL_UnregisterCommand` (`shell_command_t *shellCommand`)
Unregisters the shell command.
- `shell_status_t SHELL_Write` (`shell_handle_t` shellHandle, `const char *buffer`, `uint32_t length`)
Sends data to the shell output stream.
- `int SHELL_Printf` (`shell_handle_t` shellHandle, `const char *formatString`,...)
Writes formatted output to the shell output stream.
- `shell_status_t SHELL_WriteSynchronization` (`shell_handle_t` shellHandle, `const char *buffer`, `uint32_t length`)
Sends data to the shell output stream with OS synchronization.
- `int SHELL_PrintfSynchronization` (`shell_handle_t` shellHandle, `const char *formatString`,...)
Writes formatted output to the shell output stream with OS synchronization.
- `void SHELL_ChangePrompt` (`shell_handle_t` shellHandle, `char *prompt`)
Change shell prompt.
- `void SHELL_PrintPrompt` (`shell_handle_t` shellHandle)
Print shell prompt.
- `void SHELL_Task` (`shell_handle_t` shellHandle)
The task function for Shell.
- `static bool SHELL_checkRunningInIsr` (`void`)
Check if code is running in ISR.

43.3 Data Structure Documentation

43.3.1 struct `_shell_command`

Data Fields

- `const char * pcCommand`
The command that is executed.
- `char * pcHelpString`
String that describes how to use the command.
- `const cmd_function_t pFuncCallBack`

- *A pointer to the callback function that returns the output generated by the command.*
- `uint8_t cExpectedNumberOfParameters`
Commands expect a fixed number of parameters, which may be zero.
- `list_element_t link`
link of the element

Field Documentation

(1) `const char* _shell_command::pcCommand`

For example "help". It must be all lower case.

(2) `char* _shell_command::pcHelpString`

It should start with the command itself, and end with "\r\n". For example "help: Returns a list of all the commands\r\n".

(3) `const cmd_function_t _shell_command::pFuncCallBack`

(4) `uint8_t _shell_command::cExpectedNumberOfParameters`

43.4 Macro Definition Documentation

43.4.1 `#define SHELL_NON_BLOCKING_MODE SERIAL_MANAGER_NON_BLOCKING_MODE`

43.4.2 `#define SHELL_AUTO_COMPLETE (1U)`

43.4.3 `#define SHELL_BUFFER_SIZE (64U)`

43.4.4 `#define SHELL_MAX_ARGS (8U)`

43.4.5 `#define SHELL_HISTORY_COUNT (3U)`

43.4.6 `#define SHELL_HANDLE_SIZE`

Value:

```
(160U + SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE +
SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + \
SERIAL_MANAGER_WRITE_HANDLE_SIZE)
```

It is the sum of the `SHELL_HISTORY_COUNT * SHELL_BUFFER_SIZE + SHELL_BUFFER_SIZE + SERIAL_MANAGER_READ_HANDLE_SIZE + SERIAL_MANAGER_WRITE_HANDLE_SIZE`

43.4.7 #define SHELL_USE_COMMON_TASK (0U)**43.4.8 #define SHELL_TASK_PRIORITY (2U)****43.4.9 #define SHELL_TASK_STACK_SIZE (1000U)****43.4.10 #define SHELL_HANDLE_DEFINE(*name*) uint32_t
name[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]**

This macro is used to define a 4 byte aligned shell handle. Then use "(shell_handle_t)name" to get the shell handle.

The macro should be global and could be optional. You could also define shell handle by yourself.

This is an example,

```
* SHELL_HANDLE_DEFINE(shellHandle);
*
```

Parameters

<i>name</i>	The name string of the shell handle.
-------------	--------------------------------------

**43.4.11 #define SHELL_COMMAND_DEFINE(*command*, *descriptor*, *callback*,
paramCount)****Value:**

```
\
shell_command_t g_shellCommand##command = {
    (#command), (descriptor), (callback), (paramCount), {0},
}
\
```

This macro is used to define the shell command structure [shell_command_t](#). And then uses the macro SHELL_COMMAND to get the command structure pointer. The macro should not be used in any function.

This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
<i>descriptor</i>	The description of the command is used for showing the command usage when "help" is typing.
<i>callback</i>	The callback of the command is used to handle the command line when the input command is matched.
<i>paramCount</i>	The max parameter count of the current command.

43.4.12 #define SHELL_COMMAND(*command*) &g_shellCommand##command

This macro is used to get the shell command pointer. The macro should not be used before the macro SHELL_COMMAND_DEFINE is used.

Parameters

<i>command</i>	The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read".
----------------	--

43.5 Typedef Documentation

43.5.1 typedef shell_status_t(* cmd_function_t)(shell_handle_t shellHandle, int32_t argc, char **argv)

43.5.2 typedef struct _shell_command shell_command_t

43.6 Enumeration Type Documentation

43.6.1 enum _shell_status

Enumerator

- kStatus_SHELL_Success* Success.
- kStatus_SHELL_Error* Failed.
- kStatus_SHELL_OpenWriteHandleFailed* Open write handle failed.
- kStatus_SHELL_OpenReadHandleFailed* Open read handle failed.
- kStatus_SHELL_RetUsage* RetUsage for print cmd usage.

43.7 Function Documentation

43.7.1 `shell_status_t SHELL_Init (shell_handle_t shellHandle, serial_handle_t serialHandle, char * prompt)`

This function must be called before calling all other Shell functions. Call operation the Shell commands with user-defined settings. The example below shows how to set up the Shell and how to call the SHELL_Init function by passing in these parameters. This is an example.

```
* static SHELL_HANDLE_DEFINE(s_shellHandle);
* SHELL_Init((shell_handle_t)s_shellHandle, (
*     serial_handle_t)s_serialHandle, "Test@SHELL>");
*
```

Parameters

<i>shellHandle</i>	Pointer to point to a memory space of size <code>SHELL_HANDLE_SIZE</code> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <code>SHELL_HANDLE_DEFINE(shellHandle)</code> ; or <code>uint32_t shellHandle[((SHELL_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]</code> ;
<i>serialHandle</i>	The serial manager module handle pointer.
<i>prompt</i>	The string prompt pointer of Shell. Only the global variable can be passed.

Return values

<i>kStatus_SHELL_Success</i>	The shell initialization succeed.
<i>kStatus_SHELL_Error</i>	An error occurred when the shell is initialized.
<i>kStatus_SHELL_Open-WriteHandleFailed</i>	Open the write handle failed.
<i>kStatus_SHELL_Open-ReadHandleFailed</i>	Open the read handle failed.

43.7.2 `shell_status_t SHELL_RegisterCommand (shell_handle_t shellHandle, shell_command_t * shellCommand)`

This function is used to register the shell command by using the command configuration `shell_command_config_t`. This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>shellCommand</i>	The command element.

Return values

<i>kStatus_SHELL_Success</i>	Successfully register the command.
<i>kStatus_SHELL_Error</i>	An error occurred.

43.7.3 shell_status_t SHELL_UnregisterCommand (shell_command_t * *shellCommand*)

This function is used to unregister the shell command.

Parameters

<i>shellCommand</i>	The command element.
---------------------	----------------------

Return values

<i>kStatus_SHELL_Success</i>	Successfully unregister the command.
------------------------------	--------------------------------------

43.7.4 shell_status_t SHELL_Write (shell_handle_t *shellHandle*, const char * *buffer*, uint32_t *length*)

This function is used to send data to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

43.7.5 int SHELL_Printf (shell_handle_t *shellHandle*, const char * *formatString*, ...)

Call this function to write a formatted output to the shell output stream.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

Returns

Returns the number of characters printed or a negative value if an error occurs.

43.7.6 shell_status_t SHELL_WriteSynchronization (shell_handle_t *shellHandle*, const char * *buffer*, uint32_t *length*)

This function is used to send data to the shell output stream with OS synchronization, note the function could not be called in ISR.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SHELL_Success</i>	Successfully send data.
<i>kStatus_SHELL_Error</i>	An error occurred.

43.7.7 int SHELL_PrintfSynchronization (shell_handle_t *shellHandle*, const char * *formatString*, ...)

Call this function to write a formatted output to the shell output stream with OS synchronization, note the function could not be called in ISR.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>formatString</i>	Format string.

Returns

Returns the number of characters printed or a negative value if an error occurs.

43.7.8 void SHELL_ChangePrompt (shell_handle_t *shellHandle*, char * *prompt*)

Call this function to change shell prompt.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
<i>prompt</i>	The string which will be used for command prompt

Returns

NULL.

43.7.9 void SHELL_PrintPrompt (shell_handle_t *shellHandle*)

Call this function to print shell prompt.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

Returns

NULL.

43.7.10 void SHELL_Task (shell_handle_t *shellHandle*)

The task function for Shell; The function should be polled by upper layer. This function does not return until Shell command exit was called.

Parameters

<i>shellHandle</i>	The shell module handle pointer.
--------------------	----------------------------------

43.7.11 static bool SHELL_checkRunningInIsr (void) [inline], [static]

This function is used to check if code running in ISR.

Return values


<i>TRUE</i>	if code running in ISR.
-------------	-------------------------

Chapter 44

Cards: Secure Digital Card/Embedded MultiMedia Card/SD-IO Card

44.1 Overview

The MCUXpresso SDK provides drivers to access the Secure Digital Card(up to v3.0), Embedded Multi-Media Card(up to v5.0) and sdio card(up to v3.0) based on the SDHC/USDHC/SDIF driver. Here is a simple block diagram about the drivers:



Modules

- [MMC Card Driver](#)
- [SD Card Driver](#)
- [SDIO Card Driver](#)
- [SDMMC Common](#)
- [SDMMC HOST Driver](#)
- [SDMMC OSA](#)

44.2 SDIO Card Driver

44.2.1 Overview

The SDIO card driver provide card initialization/IO direct and extend command interface.

44.2.2 SDIO CARD Operation

error log support

Not supported yet.

User configurable

Board dependency

Mutual exclusive access support for RTOS

SDIO driver has added mutual exclusive access support for init/deinit/write/read/erase function. Please note that the card init function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```
SDIO_Deinit(card); /* This function will destroy the created mutex */
SDIO_Init(card);
```

Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/sdmmc_examples/

Data Structures

- struct `_sdio_card`
SDIO card state. [More...](#)

Macros

- #define `FSL_SDIO_DRIVER_VERSION` (`MAKE_VERSION(2U, 4U, 1U)`) /*2.4.1*/
Middleware version.
- #define `FSL_SDIO_MAX_IO_NUMS` (7U)
sdio device support maximum IO number

Typedefs

- typedef struct `_sdio_card` `sdio_card_t`
sdio card descriptor
- typedef void(* `sdio_io_irq_handler_t`)(`sdio_card_t` *card, uint32_t func)
sdio io handler
- typedef enum `_sdio_io_direction` `sdio_io_direction_t`
sdio io read/write direction

Enumerations

- enum `_sdio_io_direction` {
 `kSDIO_IORead` = 0U,
 `kSDIO_IOWrite` = 1U }
sdio io read/write direction

Initialization and deinitialization

- `status_t` `SDIO_Init` (`sdio_card_t` *card)
SDIO card init function.
- void `SDIO_Deinit` (`sdio_card_t` *card)
SDIO card deinit, include card and host deinit.
- `status_t` `SDIO_CardInit` (`sdio_card_t` *card)
Initializes the card.
- void `SDIO_CardDeinit` (`sdio_card_t` *card)
Deinitializes the card.
- `status_t` `SDIO_HostInit` (`sdio_card_t` *card)
initialize the host.
- void `SDIO_HostDeinit` (`sdio_card_t` *card)
Deinitializes the host.
- void `SDIO_HostDoReset` (`sdio_card_t` *card)
reset the host.
- void `SDIO_SetCardPower` (`sdio_card_t` *card, bool enable)
set card power.
- `status_t` `SDIO_CardInactive` (`sdio_card_t` *card)
set SDIO card to inactive state
- `status_t` `SDIO_GetCardCapability` (`sdio_card_t` *card, `sdio_func_num_t` func)
get SDIO card capability
- `status_t` `SDIO_SetBlockSize` (`sdio_card_t` *card, `sdio_func_num_t` func, uint32_t blockSize)
set SDIO card block size
- `status_t` `SDIO_CardReset` (`sdio_card_t` *card)
set SDIO card reset
- `status_t` `SDIO_SetDataBusWidth` (`sdio_card_t` *card, `sdio_bus_width_t` busWidth)
set SDIO card data bus width
- `status_t` `SDIO_SwitchToHighSpeed` (`sdio_card_t` *card)
switch the card to high speed
- `status_t` `SDIO_ReadCIS` (`sdio_card_t` *card, `sdio_func_num_t` func, const uint32_t *tupleList, uint32_t tupleNum)

- *read SDIO card CIS for each function*
- `status_t SDIO_PollingCardInsert (sdio_card_t *card, uint32_t status)`
sdio wait card detect function.
- `bool SDIO_IsCardPresent (sdio_card_t *card)`
sdio card present check function.

IO operations

- `status_t SDIO_IO_Write_Direct (sdio_card_t *card, sdio_func_num_t func, uint32_t regAddr, uint8_t *data, bool raw)`
IO direct write transfer function.
- `status_t SDIO_IO_Read_Direct (sdio_card_t *card, sdio_func_num_t func, uint32_t regAddr, uint8_t *data)`
IO direct read transfer function.
- `status_t SDIO_IO_RW_Direct (sdio_card_t *card, sdio_io_direction_t direction, sdio_func_num_t func, uint32_t regAddr, uint8_t dataIn, uint8_t *dataOut)`
IO direct read/write transfer function.
- `status_t SDIO_IO_Write_Extended (sdio_card_t *card, sdio_func_num_t func, uint32_t regAddr, uint8_t *buffer, uint32_t count, uint32_t flags)`
IO extended write transfer function.
- `status_t SDIO_IO_Read_Extended (sdio_card_t *card, sdio_func_num_t func, uint32_t regAddr, uint8_t *buffer, uint32_t count, uint32_t flags)`
IO extended read transfer function.
- `status_t SDIO_EnableIOInterrupt (sdio_card_t *card, sdio_func_num_t func, bool enable)`
enable IO interrupt
- `status_t SDIO_EnableIO (sdio_card_t *card, sdio_func_num_t func, bool enable)`
enable IO and wait IO ready
- `status_t SDIO_SelectIO (sdio_card_t *card, sdio_func_num_t func)`
select IO
- `status_t SDIO_AbortIO (sdio_card_t *card, sdio_func_num_t func)`
Abort IO transfer.
- `status_t SDIO_SetDriverStrength (sdio_card_t *card, sd_driver_strength_t driverStrength)`
Set driver strength.
- `status_t SDIO_EnableAsyncInterrupt (sdio_card_t *card, bool enable)`
Enable/Disable Async interrupt.
- `status_t SDIO_GetPendingInterrupt (sdio_card_t *card, uint8_t *pendingInt)`
Get pending interrupt.
- `status_t SDIO_IO_Transfer (sdio_card_t *card, sdio_command_t cmd, uint32_t argument, uint32_t blockSize, uint8_t *txData, uint8_t *rxData, uint16_t dataSize, uint32_t *response)`
sdio card io transfer function.
- `void SDIO_SetIOIRQHandler (sdio_card_t *card, sdio_func_num_t func, sdio_io_irq_handler_t handler)`
sdio set io IRQ handler.
- `status_t SDIO_HandlePendingIOInterrupt (sdio_card_t *card)`
sdio card io pending interrupt handle function.

44.2.3 Data Structure Documentation

44.2.3.1 struct _sdio_card

Define the card structure including the necessary fields to identify and describe the card.

Data Fields

- `sdtmmchost_t * host`
Host information.
- `sdio_usr_param_t usrParam`
user parameter
- `bool noInternalAlign`
use this flag to disable sdtmmc align.
- `uint8_t internalBuffer [FSL_SDMMC_CARD_INTERNAL_BUFFER_SIZE]`
internal buffer
- `bool isHostReady`
use this flag to indicate if need host re-init or not
- `bool memPresentFlag`
indicate if memory present
- `uint32_t busClock_Hz`
SD bus clock frequency united in Hz.
- `uint32_t relativeAddress`
Relative address of the card.
- `uint8_t sdVersion`
SD version.
- `sd_timing_mode_t currentTiming`
current timing mode
- `sd_driver_strength_t driverStrength`
driver strength
- `sd_max_current_t maxCurrent`
card current limit
- `sdtmmc_operation_voltage_t operationVoltage`
card operation voltage
- `uint8_t sdioVersion`
SDIO version.
- `uint8_t cccrVersion`
CCCR version.
- `uint8_t ioTotalNumber`
total number of IO function
- `uint32_t cccrflags`
Flags in _sd_card_flag.
- `uint32_t io0blockSize`
record the io0 block size
- `uint32_t ocr`
Raw OCR content, only 24bit available for SDIO card.
- `uint32_t commonCISPointer`
point to common CIS
- `sdio_common_cis_t commonCIS`
CIS table.

- `sdio_fbr_t ioFBR` [FSL_SDIO_MAX_IO_NUMS]
FBR table.
- `sdio_func_cis_t funcCIS` [FSL_SDIO_MAX_IO_NUMS]
function CIS table
- `sdio_io_irq_handler_t ioIRQHandler` [FSL_SDIO_MAX_IO_NUMS]
io IRQ handler
- `uint8_t ioIntIndex`
used to record current enabled io interrupt index
- `uint8_t ioIntNums`
used to record total enabled io interrupt numbers
- `sdmhc_osa_mutex_t lock`
card access lock

Field Documentation

(1) `bool _sdio_card::noInternalAlign`

If disable, `sdmhc` will not make sure the data buffer address is word align, otherwise all the transfer are align to low level driver

44.2.4 Macro Definition Documentation

44.2.4.1 `#define FSL_SDIO_DRIVER_VERSION (MAKE_VERSION(2U, 4U, 1U)) /*2.4.1*/`

44.2.5 Enumeration Type Documentation

44.2.5.1 `enum _sdio_io_direction`

Enumerator

`kSDIO_IORead` io read
`kSDIO_IOWrite` io write

44.2.6 Function Documentation

44.2.6.1 `status_t SDIO_Init (sdio_card_t * card)`

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```
* SDIO_Deinit (card);
* SDIO_Init (card);
*
```


Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Go-IdleFailed</i>	
<i>kStatus_SDMMC_Hand-ShakeOperation-ConditionFailed</i>	
<i>kStatus_SDMMC_SDIO-InvalidCard</i>	
<i>kStatus_SDMMC_SDIO-InvalidVoltage</i>	
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	
<i>kStatus_SDMMC_Select-CardFailed</i>	
<i>kStatus_SDMMC_SDIO-SwitchHighSpeedFail</i>	
<i>kStatus_SDMMC_SDIO-ReadCISFail</i>	
<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.2 void SDIO_Deinit (sdio_card_t * card)

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.2.6.3 status_t SDIO_CardInit (sdio_card_t * card)

This function initializes the card only, make sure the host is ready when call this function, otherwise it will return *kStatus_SDMMC_HostNotReady*.

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```
* SDIO_CardDeinit (card);
* SDIO_CardInit (card);
*
```

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Not-SupportYet</i>	Card not support.
<i>kStatus_SDMMC_Send-OperationCondition-Failed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.
<i>kStatus_SDMMC_SetBus-WidthFailed</i>	Set bus width failed.

<i>kStatus_SDMMC_Switch-HighSpeedFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

44.2.6.4 void SDIO_CardDeinit (sdio_card_t * card)

This function deinitializes the specific card.

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.2.6.5 status_t SDIO_HostInit (sdio_card_t * card)

This function deinitializes the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.2.6.6 void SDIO_HostDeinit (sdio_card_t * card)

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.2.6.7 void SDIO_HostDoReset (sdio_card_t * card)

This function reset the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.2.6.8 void SDIO_SetCardPower (sdio_card_t * *card*, bool *enable*)

The power off operation depend on host or the user define power on function.

Parameters

<i>card</i>	card descriptor.
<i>enable</i>	true is power on, false is power off.

44.2.6.9 status_t SDIO_CardInActive (sdio_card_t * *card*)

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.10 status_t SDIO_GetCardCapability (sdio_card_t * *card*, sdio_func_num_t *func*)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
--------------------------------------	--

<i>kStatus_Success</i>

44.2.6.11 `status_t SDIO_SetBlockSize (sdio_card_t * card, sdio_func_num_t func, uint32_t blockSize)`

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	io number
<i>blockSize</i>	block size

Return values

<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	
<i>kStatus_SDMMC_SDIO-InvalidArgument</i>	
<i>kStatus_Success</i>	

44.2.6.12 `status_t SDIO_CardReset (sdio_card_t * card)`

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.13 `status_t SDIO_SetDataBusWidth (sdio_card_t * card, sdio_bus_width_t busWidth)`

Parameters

<i>card</i>	Card descriptor.
<i>busWidth</i>	bus width

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.14 status_t SDIO_SwitchToHighSpeed (sdio_card_t * card)

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_SDMMC_SDIO_-SwitchHighSpeedFail</i>	
<i>kStatus_Success</i>	

44.2.6.15 status_t SDIO_ReadCIS (sdio_card_t * card, sdio_func_num_t func, const uint32_t * tupleList, uint32_t tupleNum)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	io number
<i>tupleList</i>	code list
<i>tupleNum</i>	code number

Return values

<i>kStatus_SDMMC_SDIO- _ReadCISFail</i>	
<i>kStatus_SDMMC_- TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.16 **status_t SDIO_PollingCardInsert (sdio_card_t * card, uint32_t status)**

Detect card through GPIO, CD, DATA3.

Parameters

<i>card</i>	card descriptor.
<i>status</i>	detect status, kSD_Inserted or kSD_Removed.

44.2.6.17 **bool SDIO_IsCardPresent (sdio_card_t * card)**

Parameters

<i>card</i>	card descriptor.
-------------	------------------

44.2.6.18 **status_t SDIO_IO_Write_Direct (sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * data, bool raw)**

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO numner
<i>regAddr</i>	register address
<i>data</i>	the data pinter to write

<i>raw</i>	flag, indicate read after write or write only
------------	---

Return values

<i>kStatus_SDMMC_</i> <i>TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.19 `status_t SDIO_IO_Read_Direct (sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * data)`

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>data</i>	pointer to read

Return values

<i>kStatus_SDMMC_</i> <i>TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.20 `status_t SDIO_IO_RW_Direct (sdio_card_t * card, sdio_io_direction_t direction, sdio_func_num_t func, uint32_t regAddr, uint8_t dataIn, uint8_t * dataOut)`

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>direction</i>	io access direction, please reference <code>sdio_io_direction_t</code> .

<i>func</i>	IO number
<i>regAddr</i>	register address
<i>dataIn</i>	data to write
<i>dataOut</i>	data pointer for readback data, support both for read and write, when application want readback the data after write command, dataOut should not be NULL.

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.21 `status_t SDIO_IO_Write_Extended (sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * buffer, uint32_t count, uint32_t flags)`

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>buffer</i>	data buffer to write
<i>count</i>	data count
<i>flags</i>	write flags

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_SDMMC_SDIO-_InvalidArgument</i>	
<i>kStatus_Success</i>	

44.2.6.22 `status_t SDIO_IO_Read_Extended (sdio_card_t * card, sdio_func_num_t func, uint32_t regAddr, uint8_t * buffer, uint32_t count, uint32_t flags)`

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>regAddr</i>	register address
<i>buffer</i>	data buffer to read
<i>count</i>	data count
<i>flags</i>	write flags

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_SDMMC_SDIO_InvalidArgument</i>	
<i>kStatus_Success</i>	

44.2.6.23 status_t SDIO_EnableInterrupt (sdio_card_t * *card*, sdio_func_num_t *func*, bool *enable*)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>enable</i>	enable/disable flag

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.24 status_t SDIO_EnableIO (sdio_card_t * *card*, sdio_func_num_t *func*, bool *enable*)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number
<i>enable</i>	enable/disable flag

Return values

<i>kStatus_SDMMC_- TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.25 status_t SDIO_SelectIO (sdio_card_t * *card*, sdio_func_num_t *func*)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

Return values

<i>kStatus_SDMMC_- TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.26 status_t SDIO_AbortIO (sdio_card_t * *card*, sdio_func_num_t *func*)

Parameters

<i>card</i>	Card descriptor.
<i>func</i>	IO number

Return values

<i>kStatus_SDMMC_- TransferFailed</i>	
---	--

<i>kStatus_Success</i>	
------------------------	--

44.2.6.27 status_t SDIO_SetDriverStrength (sdio_card_t * card, sd_driver_strength_t driverStrength)

Parameters

<i>card</i>	Card descriptor.
<i>driverStrength</i>	target driver strength.

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.28 status_t SDIO_EnableAsyncInterrupt (sdio_card_t * card, bool enable)

Parameters

<i>card</i>	Card descriptor.
<i>enable</i>	true is enable, false is disable.

Return values

<i>kStatus_SDMMC_-TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.29 status_t SDIO_GetPendingInterrupt (sdio_card_t * card, uint8_t * pendingInt)

Parameters

<i>card</i>	Card descriptor.
<i>pendingInt</i>	pointer store pending interrupt

Return values

<i>kStatus_SDMMC_</i> <i>TransferFailed</i>	
<i>kStatus_Success</i>	

44.2.6.30 `status_t SDIO_IO_Transfer (sdio_card_t * card, sdio_command_t cmd, uint32_t argument, uint32_t blockSize, uint8_t * txData, uint8_t * rxData, uint16_t dataSize, uint32_t * response)`

This function can be used for transfer direct/extend command. Please pay attention to the non-align data buffer address transfer, if data buffer address can not meet host controller internal DMA requirement, sdio driver will try to use internal align buffer if data size is not bigger than internal buffer size, Align address transfer always can get a better performance, so if application want sdio driver make sure buffer address align,

Please note it is a thread safe function.

Parameters

<i>card</i>	card descriptor.
<i>cmd</i>	command to transfer
<i>argument</i>	argument to transfer
<i>blockSize</i>	used for block mode.
<i>txData</i>	tx buffer pointer or NULL
<i>rxData</i>	rx buffer pointer or NULL
<i>dataSize</i>	transfer data size
<i>response</i>	response pointer, if application want read response back, please set it to a NON-NULL pointer.

44.2.6.31 `void SDIO_SetIOIRQHandler (sdio_card_t * card, sdio_func_num_t func, sdio_io_irq_handler_t handler)`

Parameters

<i>card</i>	card descriptor.
<i>func</i>	function io number.
<i>handler</i>	io IRQ handler.

44.2.6.32 status_t SDIO_HandlePendingIOInterrupt (sdio_card_t * card)

This function is used to handle the pending io interrupt. To register a IO IRQ handler,

```
* SDIO_EnableIOInterrupt(card, 0, true);
* SDIO_SetIOIRQHandler(card, 0, func0_handler);
*
```

call it in interrupt callback

```
* SDIO_HandlePendingIOInterrupt(card);
*
```

To release a IO IRQ handler,

```
* SDIO_EnableIOInterrupt(card, 0, false);
* SDIO_SetIOIRQHandler(card, 0, NULL);
*
```

Parameters

<i>card</i>	card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_- TransferFailed</i>	
<i>kStatus_Success</i>	

44.3 SD Card Driver

44.3.1 Overview

The SDCARD driver provide card initialization/read/write/erase interface.

44.3.2 SD CARD Operation

error log support

Lots of error log has been added to sd relate functions, if error occurs during initial/read/write, please enable the error log print functionality with `#define SDMMC_ENABLE_LOG_PRINT 1` And rerun the project then user can check what kind of error happened.

User configurable

```
typedef struct _sd_card
{
    sdmmc_host_t *host;
    sd_usr_param_t usrParam;
    bool isHostReady;
    bool noInternalAlign;
    uint32_t busClock_Hz;
    uint32_t relativeAddress;
    uint32_t version;
    uint32_t flags;
    uint8_t internalBuffer[FSL_SDMMC_CARD_INTERNAL_BUFFER_SIZE];
    uint32_t ocr;
    sd_cid_t cid;
    sd_csd_t csd;
    sd_scr_t scr;
    sd_status_t stat;
    uint32_t blockCount;
    uint32_t blockSize;
    sd_timing_mode_t currentTiming;
    sd_driver_strength_t driverStrength;
    sd_max_current_t maxCurrent;
    sdmmc_operation_voltage_t operationVoltage;
    sdmmc_osa_mutex_t lock;
} sd_card_t;
```

Part of The variables above is user configurable,

1. host

Application need to provide host controller base address and the host's source clock frequency, etc.

For example:

```
/* allocate dma descriptor buffer for host controller */
s_host.dmaDesBuffer = s_sdmmcHostDmaBuffer;
s_host.dmaDesBufferWordsNum = xxx;
/* */
((sd_card_t *)card)->host = &s_host;
((sd_card_t *)card)->host->hostController.base = BOARD_SDMMC_SD_HOST_BASEADDR;
((sd_card_t *)card)->host->hostController.sourceClock_Hz = BOARD_USDHC1ClockConfiguration();
```

```

/* allocate resource for sdmmc osa layer */
((sd_card_t *)card)->host->hostEvent = &s_event;

```

2. sdcard_usr_param_t usrParam

```

/* board layer configuration register */
((sd_card_t *)card)->usrParam.cd = &s_cd;
((sd_card_t *)card)->usrParam.pwr = BOARD_SDCardPowerControl;
((sd_card_t *)card)->usrParam.ioStrength = BOARD_SD_Pin_Config;
((sd_card_t *)card)->usrParam.ioVoltage = &s_ioVoltage;
((sd_card_t *)card)->usrParam.maxFreq = BOARD_SDMMC_SD_HOST_SUPPORT_SDR104_FREQ;

```

- a. cd—which allow application define the card insert/remove callback function, redefine the card detect timeout ms and also allow application determine how to detect card.
- b. pwr—which allow application redefine the card power on/off function.
- c. ioStrength—which is used to switch the signal pin configurations include driver strength/speed mode dynamically for different timing(SDR/HS timing) mode, reference the function defined sdmmc_config.c
- d. ioVoltage—which allow application register io voltage switch function instead of using the function host driver provided for SDR/HS200/HS400 timing.
- e. maxFreq—which allow application set the maximum bus clock that the board support.

1. bool noInternalAlign

Sdmmc include an address align internal buffer(to use host controller internal DMA), to improve read/write performance while application cannot make sure the data address used to read/write is align, set it to true will achieve a better performance.

2. sd_timing_mode_t currentTiming

It is used to indicate the currentTiming the card is working on, however sdmmc also support preset timing mode, then sdmmc will try to switch to this timing first, if failed, a valid timing will switch to automatically. Generally, user may not set this variable if you don't know what kind of timing the card support, sdmmc will switch to the highest timing which the card support.

3. sd_driver_strength_t driverStrength

Choose a valid card driver strength if application required and call SD_SetDriverStrength in application.

4. sd_max_current_t maxCurrent

Choose a valid card current if application required and call SD_SetMaxCurrent in application.

Mutual exclusive access support for RTOS

SDCARD driver has added mutual exclusive access support for init/deinit/write/read/erase function. Please note that the card init function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```

SD_Deinit(card); /* This function will destroy the created mutex */
SD_Init(card);

```

Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/sdmmc_examples/

Data Structures

- struct `_sd_card`
SD card state. More...

Macros

- #define `FSL_SD_DRIVER_VERSION` (`MAKE_VERSION(2U, 4U, 2U)`) /*2.4.2*/
Driver version.

Typedefs

- typedef struct `_sd_card` `sd_card_t`
SD card state.

Enumerations

- enum {
`kSD_SupportHighCapacityFlag` = (1U << 1U),
`kSD_Support4BitWidthFlag` = (1U << 2U),
`kSD_SupportSdhcFlag` = (1U << 3U),
`kSD_SupportSdxcFlag` = (1U << 4U),
`kSD_SupportVoltage180v` = (1U << 5U),
`kSD_SupportSetBlockCountCmd` = (1U << 6U),
`kSD_SupportSpeedClassControlCmd` = (1U << 7U) }
SD card flags.

SDCARD Function

- `status_t SD_Init` (`sd_card_t *card`)
Initializes the card on a specific host controller.
- `void SD_Deinit` (`sd_card_t *card`)
Deinitializes the card.
- `status_t SD_CardInit` (`sd_card_t *card`)
Initializes the card.
- `void SD_CardDeinit` (`sd_card_t *card`)
Deinitializes the card.
- `status_t SD_HostInit` (`sd_card_t *card`)
initialize the host.
- `void SD_HostDeinit` (`sd_card_t *card`)
Deinitializes the host.
- `void SD_HostDoReset` (`sd_card_t *card`)
reset the host.
- `void SD_SetCardPower` (`sd_card_t *card`, `bool enable`)

- *set card power.*
- `status_t SD_PollingCardInsert (sd_card_t *card, uint32_t status)`
sd wait card detect function.
- `bool SD_IsCardPresent (sd_card_t *card)`
sd card present check function.
- `bool SD_CheckReadOnly (sd_card_t *card)`
Checks whether the card is write-protected.
- `status_t SD_SelectCard (sd_card_t *card, bool isSelected)`
Send SELECT_CARD command to set the card to be transfer state or not.
- `status_t SD_ReadStatus (sd_card_t *card)`
Send ACMD13 to get the card current status.
- `status_t SD_ReadBlocks (sd_card_t *card, uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`
Reads blocks from the specific card.
- `status_t SD_WriteBlocks (sd_card_t *card, const uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)`
Writes blocks of data to the specific card.
- `status_t SD_EraseBlocks (sd_card_t *card, uint32_t startBlock, uint32_t blockCount)`
Erases blocks of the specific card.
- `status_t SD_SetDriverStrength (sd_card_t *card, sd_driver_strength_t driverStrength)`
select card driver strength select card driver strength
- `status_t SD_SetMaxCurrent (sd_card_t *card, sd_max_current_t maxCurrent)`
select max current select max operation current
- `status_t SD_PollingCardStatusBusy (sd_card_t *card, uint32_t timeoutMs)`
Polling card idle status.

44.3.3 Data Structure Documentation

44.3.3.1 struct_sd_card

Define the card structure including the necessary fields to identify and describe the card.

Data Fields

- `sdrmchost_t * host`
Host configuration.
- `sd_usr_param_t usrParam`
user parameter
- `bool isHostReady`
use this flag to indicate if need host re-init or not
- `bool noInternalAlign`
used to enable/disable the functionality of the exchange buffer
- `uint32_t busClock_Hz`
SD bus clock frequency united in Hz.
- `uint32_t relativeAddress`
Relative address of the card.
- `uint32_t version`
Card version.

- `uint32_t flags`
Flags in `_sd_card_flag`.
- `uint8_t internalBuffer` [`FSL_SDMMC_CARD_INTERNAL_BUFFER_SIZE`]
internal buffer
- `uint32_t ocr`
Raw OCR content.
- `sd_cid_t cid`
CID.
- `sd_csd_t csd`
CSD.
- `sd_scr_t scr`
SCR.
- `sd_status_t stat`
sd 512 bit status
- `uint32_t blockCount`
Card total block number.
- `uint32_t blockSize`
Card block size.
- `sd_timing_mode_t currentTiming`
current timing mode
- `sd_driver_strength_t driverStrength`
driver strength
- `sd_max_current_t maxCurrent`
card current limit
- `sdmmc_operation_voltage_t operationVoltage`
card operation voltage
- `sdmmc_osa_mutex_t lock`
card access lock

44.3.4 Macro Definition Documentation

44.3.4.1 `#define FSL_SD_DRIVER_VERSION (MAKE_VERSION(2U, 4U, 2U)) /*2.4.2*/`

44.3.5 Typedef Documentation

44.3.5.1 `typedef struct _sd_card sd_card_t`

Define the card structure including the necessary fields to identify and describe the card.

44.3.6 Enumeration Type Documentation

44.3.6.1 `anonymous enum`

Enumerator

`kSD_SupportHighCapacityFlag` Support high capacity.

`kSD_Support4BitWidthFlag` Support 4-bit data width.

kSD_SupportSdhcFlag Card is SDHC.
kSD_SupportSdxcFlag Card is SDXC.
kSD_SupportVoltage180v card support 1.8v voltage
kSD_SupportSetBlockCountCmd card support cmd23 flag
kSD_SupportSpeedClassControlCmd card support speed class control flag

44.3.7 Function Documentation

44.3.7.1 status_t SD_Init (sd_card_t * card)

This function initializes the card on a specific host controller, it is consist of host init, card detect, card init function, however user can ignore this high level function, instead of use the low level function, such as SD_CardInit, SD_HostInit, SD_CardDetect.

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```

* SD_Deinit (card);
* SD_Init (card);
*
  
```

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Not-SupportYet</i>	Card not support.
<i>kStatus_SDMMC_Hand-ShakeOperation-ConditionFailed</i>	Send operation condition failed.

<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.
<i>kStatus_SDMMC_Set-DataBusWidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-BusTimingFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

44.3.7.2 void SD_Deinit (sd_card_t * card)

This function deinitializes the specific card and host. Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.3.7.3 status_t SD_CardInit (sd_card_t * card)

This function initializes the card only, make sure the host is ready when call this function, otherwise it will return kStatus_SDMMC_HostNotReady.

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```
* SD_CardDeinit (card);
* SD_CardInit (card);
*
```

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Go idle failed.
<i>kStatus_SDMMC_Not-SupportYet</i>	Card not support.
<i>kStatus_SDMMC_Hand-ShakeOperation-ConditionFailed</i>	Send operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Send CID failed.
<i>kStatus_SDMMC_Send-RelativeAddressFailed</i>	Send relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Send CSD failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Send SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ScrFailed</i>	Send SCR failed.
<i>kStatus_SDMMC_Set-DataBusWidthFailed</i>	Set bus width failed.
<i>kStatus_SDMMC_Switch-BusTimingFailed</i>	Switch high speed failed.
<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Set card block size failed.
<i>kStatus_Success</i>	Operate successfully.

44.3.7.4 void SD_CardDeinit (sd_card_t * card)

This function deinitializes the specific card. Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.3.7.5 **status_t SD_HostInit (sd_card_t * *card*)**

This function deinitializes the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.3.7.6 **void SD_HostDeinit (sd_card_t * *card*)**

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.3.7.7 **void SD_HostDoReset (sd_card_t * *card*)**

This function reset the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.3.7.8 **void SD_SetCardPower (sd_card_t * *card*, bool *enable*)**

The power off operation depend on host or the user define power on function.

Parameters

<i>card</i>	card descriptor.
<i>enable</i>	true is power on, false is power off.

44.3.7.9 **status_t SD_PollingCardInsert (sd_card_t * *card*, uint32_t *status*)**

Detect card through GPIO, CD, DATA3.

Parameters

<i>card</i>	card descriptor.
<i>status</i>	detect status, kSD_Inserted or kSD_Removed.

44.3.7.10 bool SD_IsCardPresent (sd_card_t * card)

Parameters

<i>card</i>	card descriptor.
-------------	------------------

44.3.7.11 bool SD_CheckReadOnly (sd_card_t * card)

This function checks if the card is write-protected via the CSD register.

Parameters

<i>card</i>	The specific card.
-------------	--------------------

Return values

<i>true</i>	Card is read only.
<i>false</i>	Card isn't read only.

44.3.7.12 status_t SD_SelectCard (sd_card_t * card, bool isSelected)

Parameters

<i>card</i>	Card descriptor.
<i>isSelected</i>	True to set the card into transfer state, false to disselect.

Return values

<i>kStatus_SDMMC_</i> <i>TransferFailed</i>	Transfer failed.
--	------------------

<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

44.3.7.13 status_t SD_ReadStatus (sd_card_t * card)

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_SendApplicationCommandFailed</i>	send application command failed.
<i>kStatus_Success</i>	Operate successfully.

44.3.7.14 status_t SD_ReadBlocks (sd_card_t * card, uint8_t * buffer, uint32_t startBlock, uint32_t blockCount)

This function reads blocks from the specific card with default block size defined by the SDHC_CARD_DEFAULT_BLOCK_SIZE.

Please note it is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer to save the data read from card.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to read.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
--------------------------------	-------------------

<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

44.3.7.15 **status_t SD_WriteBlocks (sd_card_t * card, const uint8_t * buffer, uint32_t startBlock, uint32_t blockCount)**

This function writes blocks to the specific card with default block size 512 bytes.

Please note,

1. It is a thread safe function.
2. It is a async write function which means that the card status may still busy after the function return. Application can call function SD_PollingCardStatusBusy to wait card status idle after the write operation.

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer holding the data to be written to the card.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to write.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.

<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operate successfully.

44.3.7.16 **status_t SD_EraseBlocks (sd_card_t * card, uint32_t startBlock, uint32_t blockCount)**

This function erases blocks of the specific card with default block size 512 bytes.

Please note,

1. It is a thread safe function.
2. It is a async erase function which means that the card status may still busy after the function return. Application can call function SD_PollingCardStatusBusy to wait card status idle after the erase operation.

Parameters

<i>card</i>	Card descriptor.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to erase.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.

<i>kStatus_Success</i>	Operate successfully.
------------------------	-----------------------

44.3.7.17 **status_t SD_SetDriverStrength (sd_card_t * card, sd_driver_strength_t driverStrength)**

Parameters

<i>card</i>	Card descriptor.
<i>driverStrength</i>	Driver strength

44.3.7.18 **status_t SD_SetMaxCurrent (sd_card_t * card, sd_max_current_t maxCurrent)**

Parameters

<i>card</i>	Card descriptor.
<i>maxCurrent</i>	Max current

44.3.7.19 **status_t SD_PollingCardStatusBusy (sd_card_t * card, uint32_t timeoutMs)**

This function can be used to polling the status from busy to Idle, the function will return if the card status idle or timeout.

Parameters

<i>card</i>	Card descriptor.
<i>timeoutMs</i>	polling card status timeout value.

Return values

<i>kStatus_Success</i>	Operate successfully.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	CMD13 transfer failed.

<i>kStatus_SDMMC_- PollingCardIdle- Failed,polling</i>	card DAT0 idle failed.
--	------------------------

44.4 MMC Card Driver

44.4.1 Overview

The MMCCARD driver provide card initialization/read/write/erase interface.

44.4.2 MMC CARD Operation

error log support

Not support yet

User configurable

Board dependency

Mutual exclusive access support for RTOS

MMCCARD driver has added mutual exclusive access support for init/deinit/write/read/erase function. Please note that the card init function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization.

```
MMC_Deinit(card); /* This function will destroy the created mutex */
MMC_Init(card);
```

Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/sdmmc_examples/

Data Structures

- struct `_mmc_usr_param`
card user parameter [More...](#)
- struct `_mmc_card`
mmc card state [More...](#)

Macros

- #define `FSL_MMC_DRIVER_VERSION` (`MAKE_VERSION(2U, 5U, 0U)`) */*2.5.0*/*
Middleware mmc version.

Typedefs

- typedef enum `_mmc_sleep_awake` `mmc_sleep_awake_t`
mmccard sleep/awake state
- typedef void(* `mmc_io_strength_t`)(uint32_t busFreq)
card io strength control
- typedef struct `_mmc_usr_param` `mmc_usr_param_t`
card user parameter
- typedef struct `_mmc_card` `mmc_card_t`
mmc card state

Enumerations

- enum {
`kMMC_SupportHighSpeed26MHZFlag` = (1U << 0U),
`kMMC_SupportHighSpeed52MHZFlag` = (1U << 1U),
`kMMC_SupportHighSpeedDDR52MHZ180V300VFlag` = (1 << 2U),
`kMMC_SupportHighSpeedDDR52MHZ120VFlag` = (1 << 3U),
`kMMC_SupportHS200200MHZ180VFlag` = (1 << 4U),
`kMMC_SupportHS200200MHZ120VFlag` = (1 << 5U),
`kMMC_SupportHS400DDR200MHZ180VFlag` = (1 << 6U),
`kMMC_SupportHS400DDR200MHZ120VFlag` = (1 << 7U),
`kMMC_SupportHighCapacityFlag` = (1U << 8U),
`kMMC_SupportAlternateBootFlag` = (1U << 9U),
`kMMC_SupportDDRBootFlag` = (1U << 10U),
`kMMC_SupportHighSpeedBootFlag` = (1U << 11U),
`kMMC_SupportEnhanceHS400StrobeFlag` = (1U << 12U) }
MMC card flags.
- enum `_mmc_sleep_awake` {
`kMMC_Sleep` = 1U,
`kMMC_Awake` = 0U }
mmccard sleep/awake state

MMCCARD Function

- `status_t MMC_Init` (`mmc_card_t *card`)
Initializes the MMC card and host.
- `void MMC_Deinit` (`mmc_card_t *card`)
Deinitializes the card and host.
- `status_t MMC_CardInit` (`mmc_card_t *card`)
Initializes the card.
- `void MMC_CardDeinit` (`mmc_card_t *card`)
Deinitializes the card.
- `status_t MMC_HostInit` (`mmc_card_t *card`)
initialize the host.
- `void MMC_HostDeinit` (`mmc_card_t *card`)

- *Deinitializes the host.*
void `MMC_HostDoReset` (`mmc_card_t` *card)
- *Resets the host.*
void `MMC_HostReset` (`SDMMCHOST_CONFIG` *host)
- *Resets the host.*
void `MMC_SetCardPower` (`mmc_card_t` *card, bool enable)
- *Sets card power.*
bool `MMC_CheckReadOnly` (`mmc_card_t` *card)
- *Checks if the card is read-only.*
status_t `MMC_ReadBlocks` (`mmc_card_t` *card, uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)
- *Reads data blocks from the card.*
status_t `MMC_WriteBlocks` (`mmc_card_t` *card, const uint8_t *buffer, uint32_t startBlock, uint32_t blockCount)
- *Writes data blocks to the card.*
status_t `MMC_EraseGroups` (`mmc_card_t` *card, uint32_t startGroup, uint32_t endGroup)
- *Erases groups of the card.*
status_t `MMC_SelectPartition` (`mmc_card_t` *card, `mmc_access_partition_t` partitionNumber)
- *Selects the partition to access.*
status_t `MMC_SetBootConfig` (`mmc_card_t` *card, const `mmc_boot_config_t` *config)
- *Configures the boot activity of the card.*
status_t `MMC_StartBoot` (`mmc_card_t` *card, const `mmc_boot_config_t` *mmcConfig, uint8_t *buffer, `sdmmchost_boot_config_t` *hostConfig)
- *MMC card start boot.*
status_t `MMC_SetBootConfigWP` (`mmc_card_t` *card, uint8_t wp)
- *MMC card set boot configuration write protect.*
status_t `MMC_ReadBootData` (`mmc_card_t` *card, uint8_t *buffer, `sdmmchost_boot_config_t` *hostConfig)
- *MMC card continuous read boot data.*
status_t `MMC_StopBoot` (`mmc_card_t` *card, uint32_t bootMode)
- *MMC card stop boot mode.*
status_t `MMC_SetBootPartitionWP` (`mmc_card_t` *card, `mmc_boot_partition_wp_t` bootPartitionWP)
- *MMC card set boot partition write protect.*
status_t `MMC_EnableCacheControl` (`mmc_card_t` *card, bool enable)
- *MMC card cache control function.*
status_t `MMC_FlushCache` (`mmc_card_t` *card)
- *MMC card cache flush function.*
status_t `MMC_SetSleepAwake` (`mmc_card_t` *card, `mmc_sleep_awake_t` state)
- *MMC sets card sleep awake state.*
status_t `MMC_PollingCardStatusBusy` (`mmc_card_t` *card, bool checkStatus, uint32_t timeoutMs)
- *Polling card idle status.*

44.4.3 Data Structure Documentation

44.4.3.1 struct _mmc_usr_param

Data Fields

- `mmc_io_strength_t` `ioStrength`
switch sd io strength
- `uint32_t` `maxFreq`
board support maximum frequency
- `uint32_t` `capability`
board capability flag

44.4.3.2 struct _mmc_card

Defines the card structure including the necessary fields to identify and describe the card.

Data Fields

- `sdrmchost_t * host`
Host information.
- `mmc_usr_param_t` `usrParam`
user parameter
- `bool` `isHostReady`
Use this flag to indicate if host re-init needed or not.
- `bool` `noInternalAlign`
Use this flag to disable sdmmc align.
- `uint32_t` `busClock_Hz`
MMC bus clock united in Hz.
- `uint32_t` `relativeAddress`
Relative address of the card.
- `bool` `enablePreDefinedBlockCount`
Enable PRE-DEFINED block count when read/write.
- `uint32_t` `flags`
Capability flag in `_mmc_card_flag`.
- `uint8_t` `internalBuffer` [`FSL_SDMMC_CARD_INTERNAL_BUFFER_SIZE`]
raw buffer used for mmc driver internal
- `uint32_t` `ocr`
Raw OCR content.
- `mmc_cid_t` `cid`
CID.
- `mmc_csd_t` `csd`
CSD.
- `mmc_extended_csd_t` `extendedCsd`
Extended CSD.
- `uint32_t` `blockSize`
Card block size.
- `uint32_t` `userPartitionBlocks`

- *Card total block number in user partition.*
- `uint32_t bootPartitionBlocks`
Boot partition size united as block size.
- `uint32_t eraseGroupBlocks`
Erase group size united as block size.
- `mmc_access_partition_t currentPartition`
Current access partition.
- `mmc_voltage_window_t hostVoltageWindowVCCQ`
application must set this value according to board specific
- `mmc_voltage_window_t hostVoltageWindowVCC`
application must set this value according to board specific
- `mmc_high_speed_timing_t busTiming`
indicates the current work timing mode
- `mmc_data_bus_width_t busWidth`
indicates the current work bus width
- `sdmmc_osa_mutex_t lock`
card access lock

Field Documentation

(1) `bool _mmc_card::noInteralAlign`

If disabled, sdmmc will not make sure the data buffer address is word align, otherwise all the transfer are aligned to low level driver.

44.4.4 Macro Definition Documentation

44.4.4.1 `#define FSL_MMC_DRIVER_VERSION (MAKE_VERSION(2U, 5U, 0U)) /*2.5.0*/`

44.4.5 Typedef Documentation

44.4.5.1 `typedef struct _mmc_card mmc_card_t`

Defines the card structure including the necessary fields to identify and describe the card.

44.4.6 Enumeration Type Documentation

44.4.6.1 `anonymous enum`

Enumerator

- `kMMC_SupportHighSpeed26MHZFlag` Support high speed 26MHZ.
- `kMMC_SupportHighSpeed52MHZFlag` Support high speed 52MHZ.
- `kMMC_SupportHighSpeedDDR52MHZ180V300VFlag` ddr 52MHZ 1.8V or 3.0V
- `kMMC_SupportHighSpeedDDR52MHZ120VFlag` DDR 52MHZ 1.2V.
- `kMMC_SupportHS200200MHZ180VFlag` HS200 ,200MHZ,1.8V.

kMMC_SupportHS200200MHZ120VFlag HS200, 200MHZ, 1.2V.
kMMC_SupportHS400DDR200MHZ180VFlag HS400, DDR, 200MHZ,1.8V.
kMMC_SupportHS400DDR200MHZ120VFlag HS400, DDR, 200MHZ,1.2V.
kMMC_SupportHighCapacityFlag Support high capacity.
kMMC_SupportAlternateBootFlag Support alternate boot.
kMMC_SupportDDRBootFlag support DDR boot flag
kMMC_SupportHighSpeedBootFlag support high speed boot flag
kMMC_SupportEnhanceHS400StrobeFlag support enhance HS400 strobe

44.4.6.2 enum _mmc_sleep_aware

Enumerator

kMMC_Sleep MMC card sleep.
kMMC_Awake MMC card awake.

44.4.7 Function Documentation

44.4.7.1 status_t MMC_Init (mmc_card_t * *card*)

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex to be created redundantly, application must follow bellow sequence for card re-initialization:

```

MMC_Deinit (card);
MMC_Init (card);
*
```

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	Host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Going idle failed.

<i>kStatus_SDMMC_HandShakeOperationConditionFailed</i>	Sending operation condition failed.
<i>kStatus_SDMMC_AllSendCidFailed</i>	Sending CID failed.
<i>kStatus_SDMMC_SetRelativeAddressFailed</i>	Setting relative address failed.
<i>kStatus_SDMMC_SendCsdFailed</i>	Sending CSD failed.
<i>kStatus_SDMMC_CardNotSupport</i>	Card not support.
<i>kStatus_SDMMC_SelectCardFailed</i>	Sending SELECT_CARD command failed.
<i>kStatus_SDMMC_SendExtendedCsdFailed</i>	Sending EXT_CSD failed.
<i>kStatus_SDMMC_SetDataBusWidthFailed</i>	Setting bus width failed.
<i>kStatus_SDMMC_SwitchBusTimingFailed</i>	Switching high speed failed.
<i>kStatus_SDMMC_SetCardBlockSizeFailed</i>	Setting card block size failed.
<i>kStatus_SDMMC_SetPowerClassFail</i>	Setting card power class failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.2 void MMC_Deinit (mmc_card_t * card)

Note

It is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.3 status_t MMC_CardInit (mmc_card_t * card)

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex to be created redundantly, application must follow bellow sequence for card re-

initialization:

```
MMC_CardDeinit (card);
MMC_CardInit (card);
```

*

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>kStatus_SDMMC_Host-NotReady</i>	Host is not ready.
<i>kStatus_SDMMC_Go-IdleFailed</i>	Going idle failed.
<i>kStatus_SDMMC_Hand-ShakeOperation-ConditionFailed</i>	Sending operation condition failed.
<i>kStatus_SDMMC_All-SendCidFailed</i>	Sending CID failed.
<i>kStatus_SDMMC_Set-RelativeAddressFailed</i>	Setting relative address failed.
<i>kStatus_SDMMC_Send-CsdFailed</i>	Sending CSD failed.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Select-CardFailed</i>	Sending SELECT_CARD command failed.
<i>kStatus_SDMMC_Send-ExtendedCsdFailed</i>	Sending EXT_CSD failed.
<i>kStatus_SDMMC_Set-DataBusWidthFailed</i>	Setting bus width failed.
<i>kStatus_SDMMC_Switch-BusTimingFailed</i>	Switching high speed failed.

<i>kStatus_SDMMC_Set-CardBlockSizeFailed</i>	Setting card block size failed.
<i>kStatus_SDMMC_Set-PowerClassFail</i>	Setting card power class failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.4 void MMC_CardDeinit (mmc_card_t * card)

Note

It is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.5 status_t MMC_HostInit (mmc_card_t * card)

This function deinitializes the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.6 void MMC_HostDeinit (mmc_card_t * card)

This function deinitializes the host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.7 void MMC_HostDoReset (mmc_card_t * card)

This function resets the specific host.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.8 void MMC_HostReset (SDMMCHOST_CONFIG * *host*)

Deprecated Do not use this function. It has been superseded by [MMC_HostDoReset](#). This function resets the specific host.

Parameters

<i>host</i>	Host descriptor.
-------------	------------------

44.4.7.9 void MMC_SetCardPower (mmc_card_t * *card*, bool *enable*)

Parameters

<i>card</i>	Card descriptor.
<i>enable</i>	True is powering on, false is powering off.

44.4.7.10 bool MMC_CheckReadOnly (mmc_card_t * *card*)

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

Return values

<i>true</i>	Card is read only.
<i>false</i>	Card isn't read only.

44.4.7.11 status_t MMC_ReadBlocks (mmc_card_t * *card*, uint8_t * *buffer*, uint32_t *startBlock*, uint32_t *blockCount*)

Note

It is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer to save data.
<i>startBlock</i>	The start block index.
<i>blockCount</i>	The number of blocks to read.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Card-NotSupport</i>	Card not support.
<i>kStatus_SDMMC_Set-BlockCountFailed</i>	Setting block count failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stopping transmission failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.12 `status_t MMC_WriteBlocks (mmc_card_t * card, const uint8_t * buffer, uint32_t startBlock, uint32_t blockCount)`

Note

1. It is a thread safe function.
2. It is an async write function which means that the card status may still be busy after the function returns. Application can call function `MMC_PollingCardStatusBusy` to wait for the card status to be idle after the write operation.

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	The buffer to save data blocks.
<i>startBlock</i>	Start block number to write.

<i>blockCount</i>	Block count.
-------------------	--------------

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_Set-BlockCountFailed</i>	Setting block count failed.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Sending status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_Stop-TransmissionFailed</i>	Stop transmission failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.13 **status_t MMC_EraseGroups (mmc_card_t * card, uint32_t startGroup, uint32_t endGroup)**

The erase command is best used to erase the entire device or a partition. Erase group is the smallest erase unit in MMC card. The erase range is [startGroup, endGroup].

Note

1. It is a thread safe function.
2. This function always polls card busy status according to the timeout value defined in the card register after all the erase command sent out.

Parameters

<i>card</i>	Card descriptor.
<i>startGroup</i>	Start group number.
<i>endGroup</i>	End group number.

Return values

<i>kStatus_InvalidArgument</i>	Invalid argument.
<i>kStatus_SDMMC_Wait-WriteCompleteFailed</i>	Send status failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.14 **status_t MMC_SelectPartition (mmc_card_t * *card*, mmc_access_partition_t *partitionNumber*)**

Note

It is a thread safe function.

Parameters

<i>card</i>	Card descriptor.
<i>partition-Number</i>	The partition number.

Return values

<i>kStatus_SDMMC_-ConfigureExtendedCsd-Failed</i>	Configuring EXT_CSD failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.15 **status_t MMC_SetBootConfig (mmc_card_t * *card*, const mmc_boot_config_t * *config*)**

Parameters

<i>card</i>	Card descriptor.
<i>config</i>	Boot configuration structure.

Return values

<i>kStatus_SDMMC_Not-SupportYet</i>	Not support now.
<i>kStatus_SDMMC_-ConfigureExtendedCsd-Failed</i>	Configuring EXT_CSD failed.
<i>kStatus_SDMMC_-ConfigureBootFailed</i>	Configuring boot failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.16 `status_t MMC_StartBoot (mmc_card_t * card, const mmc_boot_config_t * mmcConfig, uint8_t * buffer, sdmmchost_boot_config_t * hostConfig)`

Parameters

<i>card</i>	Card descriptor.
<i>mmcConfig</i>	The mmc Boot configuration structure.
<i>buffer</i>	Address to receive data.
<i>hostConfig</i>	Host boot configurations.

Return values

<i>kStatus_Fail</i>	Failed.
<i>kStatus_SDMMC_-TransferFailed</i>	Transfer failed.
<i>kStatus_SDMMC_-Go-IdleFailed</i>	Resetting card failed.
<i>kStatus_Success</i>	Operation succeeded.

44.4.7.17 `status_t MMC_SetBootConfigWP (mmc_card_t * card, uint8_t wp)`

Parameters

<i>card</i>	Card descriptor.
<i>wp</i>	Write protect value.

44.4.7.18 `status_t MMC_ReadBootData (mmc_card_t * card, uint8_t * buffer,
sdmmchost_boot_config_t * hostConfig)`

Parameters

<i>card</i>	Card descriptor.
<i>buffer</i>	Buffer address.
<i>hostConfig</i>	Host boot configurations.

44.4.7.19 **status_t MMC_StopBoot (mmc_card_t * *card*, uint32_t *bootMode*)**

Parameters

<i>card</i>	Card descriptor.
<i>bootMode</i>	Boot mode.

44.4.7.20 **status_t MMC_SetBootPartitionWP (mmc_card_t * *card*, mmc_boot_partition_wp_t *bootPartitionWP*)**

Parameters

<i>card</i>	Card descriptor.
<i>bootPartitionWP</i>	Boot partition write protect value.

44.4.7.21 **status_t MMC_EnableCacheControl (mmc_card_t * *card*, bool *enable*)**

The mmc device's cache is enabled by the driver by default. The cache should in typical case reduce the access time (compared to an access to the main nonvolatile storage) for both write and read.

Parameters

<i>card</i>	Card descriptor.
<i>enable</i>	True is enabling the cache, false is disabling the cache.

44.4.7.22 **status_t MMC_FlushCache (mmc_card_t * *card*)**

A Flush operation refers to the requirement, from the host to the device, to write the cached data to the nonvolatile memory. Prior to a flush, the device may autonomously write data to the nonvolatile memory, but after the flush operation all data in the volatile area must be written to nonvolatile memory. There is no requirement for flush due to switching between the partitions. (Note: This also implies that the cache

data shall not be lost when switching between partitions). Cached data may be lost in SLEEP state, so host should flush the cache before placing the device into SLEEP state.

Parameters

<i>card</i>	Card descriptor.
-------------	------------------

44.4.7.23 status_t MMC_SetSleepAwake (mmc_card_t * *card*, mmc_sleep_aware_t *state*)

The Sleep/Awake command is used to initiate the state transition between Standby state and Sleep state. The memory device indicates the transition phase busy by pulling down the DAT0 line. The Sleep/Standby state is reached when the memory device stops pulling down the DAT0 line, then the function returns.

Parameters

<i>card</i>	Card descriptor.
<i>state</i>	The sleep/awake command argument, refer to mmc_sleep_aware_t .

Return values

<i>kStatus_SDMMC_Not-SupportYet</i>	Indicates the memory device doesn't support the Sleep/Awake command.
<i>kStatus_SDMMC_-TransferFailed</i>	Indicates command transferred fail.
<i>kStatus_SDMMC_-PollingCardIdleFailed</i>	Indicates polling DAT0 busy timeout.
<i>kStatus_SDMMC_-DeselectCardFailed</i>	Indicates deselect card command failed.
<i>kStatus_SDMMC_Select-CardFailed</i>	Indicates select card command failed.
<i>kStatus_Success</i>	Indicates the card state switched successfully.

44.4.7.24 status_t MMC_PollingCardStatusBusy (mmc_card_t * *card*, bool *checkStatus*, uint32_t *timeoutMs*)

This function can be used to poll the status from busy to idle, the function will return with the card status being idle or timeout or command failed.

Parameters

<i>card</i>	Card descriptor.
<i>checkStatus</i>	True is send CMD and read DAT0 status to check card status, false is read DAT0 status only.
<i>timeoutMs</i>	Polling card status timeout value.

Return values

<i>kStatus_SDMMC_Card- StatusIdle</i>	Card is idle.
<i>kStatus_SDMMC_Card- StatusBusy</i>	Card is busy.
<i>kStatus_SDMMC_- TransferFailed</i>	Command tranfer failed.
<i>kStatus_SDMMC_Switch- Failed</i>	Status command reports switch error.

44.5 SDMMC HOST Driver

44.5.1 Overview

The host adapter driver provide adapter for blocking/non_blocking mode.

Modules

- [SDIF HOST Adapter Driver](#)

44.6 SDMMC OSA

44.6.1 Overview

The sdmmc osa adapter provide interface of os adapter.

Data Structures

- struct [_sdmmc_osa_event](#)
sdmmc osa event More...
- struct [_sdmmc_osa_mutex](#)
sdmmc osa mutex More...

Macros

- #define [SDMMC_OSA_EVENT_TRANSFER_CMD_SUCCESS](#) (1UL << 0U)
transfer event
- #define [SDMMC_OSA_EVENT_CARD_INSERTED](#) (1UL << 8U)
card detect event, start from index 8
- #define [SDMMC_OSA_POLLING_EVENT_BY_SEMPHORE](#) 1
enable semaphore by default

Typedefs

- typedef struct [_sdmmc_osa_event](#) [sdmmc_osa_event_t](#)
sdmmc osa event
- typedef struct [_sdmmc_osa_mutex](#) [sdmmc_osa_mutex_t](#)
sdmmc osa mutex

sdmmc osa Function

- void [SDMMC_OSAInit](#) (void)
Initialize OSA.
- [status_t SDMMC_OSAEventCreate](#) (void *eventHandle)
OSA Create event.
- [status_t SDMMC_OSAEventWait](#) (void *eventHandle, uint32_t eventType, uint32_t timeout-Milliseconds, uint32_t *event)
Wait event.
- [status_t SDMMC_OSAEventSet](#) (void *eventHandle, uint32_t eventType)
set event.
- [status_t SDMMC_OSAEventGet](#) (void *eventHandle, uint32_t eventType, uint32_t *flag)
Get event flag.
- [status_t SDMMC_OSAEventClear](#) (void *eventHandle, uint32_t eventType)
clear event flag.
- [status_t SDMMC_OSAEventDestroy](#) (void *eventHandle)

- *Delete event.*
status_t SDMMC_OSAMutexCreate (void *mutexHandle)
- *Create a mutex.*
status_t SDMMC_OSAMutexLock (void *mutexHandle, uint32_t millisec)
- *set event.*
status_t SDMMC_OSAMutexUnlock (void *mutexHandle)
- *Get event flag.*
status_t SDMMC_OSAMutexDestroy (void *mutexHandle)
- *Delete mutex.*
void SDMMC_OSADelay (uint32_t milliseconds)
- *sdmmc delay.*
uint32_t SDMMC_OSADelayUs (uint32_t microseconds)
- *sdmmc delay us.*

44.6.2 Data Structure Documentation

44.6.2.1 struct _sdmmc_osa_event

44.6.2.2 struct _sdmmc_osa_mutex

44.6.3 Function Documentation

44.6.3.1 status_t SDMMC_OSAEventCreate (void * eventHandle)

Parameters

<i>eventHandle</i>	event handle.
--------------------	---------------

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.2 status_t SDMMC_OSAEventWait (void * eventHandle, uint32_t eventType, uint32_t timeoutMilliseconds, uint32_t * event)

Parameters

<i>eventHandle</i>	The event type
--------------------	----------------

<i>eventType</i>	Timeout time in milliseconds.
<i>timeout-Milliseconds</i>	timeout value in ms.
<i>event</i>	event flags.

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.3 status_t SDMMC_OSAEventSet (void * *eventHandle*, uint32_t *eventType*)

Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	The event type

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.4 status_t SDMMC_OSAEventGet (void * *eventHandle*, uint32_t *eventType*, uint32_t * *flag*)

Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	event type.
<i>flag</i>	pointer to store event value.

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.5 status_t SDMMC_OSAEventClear (void * *eventHandle*, uint32_t *eventType*)

Parameters

<i>eventHandle</i>	event handle.
<i>eventType</i>	The event type

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.6 status_t SDMMC_OSAEventDestroy (void * *eventHandle*)

Parameters

<i>eventHandle</i>	The event handle.
--------------------	-------------------

44.6.3.7 status_t SDMMC_OSAMutexCreate (void * *mutexHandle*)

Parameters

<i>mutexHandle</i>	mutex handle.
--------------------	---------------

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.8 status_t SDMMC_OSAMutexLock (void * *mutexHandle*, uint32_t *millisec*)

Parameters

<i>mutexHandle</i>	mutex handle.
<i>millisec</i>	The maximum number of milliseconds to wait for the mutex. If the mutex is locked, Pass the value <code>osaWaitForever_c</code> will wait indefinitely, pass 0 will return <code>KOSA_StatusTimeout</code> immediately.

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.9 status_t SDMMC_OSAMutexUnlock (void * *mutexHandle*)

Parameters

<i>mutexHandle</i>	mutex handle.
--------------------	---------------

Return values

<i>kStatus_Fail</i>	or kStatus_Success.
---------------------	---------------------

44.6.3.10 status_t SDMMC_OSAMutexDestroy (void * *mutexHandle*)

Parameters

<i>mutexHandle</i>	The mutex handle.
--------------------	-------------------

44.6.3.11 void SDMMC_OSADelay (uint32_t *milliseconds*)

Parameters

<i>milliseconds</i>	time to delay
---------------------	---------------

44.6.3.12 uint32_t SDMMC_OSADelayUs (uint32_t *microseconds*)

Parameters

<i>microseconds</i>	time to delay
---------------------	---------------

Returns

actual delayed microseconds

44.6.4 SDIF HOST Adapter Driver

44.6.4.1 Overview

The SDIF host adapter driver provide adapter for blocking/non_blocking mode.

Data Structures

- struct `_sdmmchost_`
sdmmc host handler [More...](#)

Macros

- #define `FSL_SDMMC_HOST_ADAPTER_VERSION` (`MAKE_VERSION(2U, 4U, 0U)`) /*2.4.0*/
Middleware adapter version.
- #define `SDMMCHOST_SUPPORT_HIGH_SPEED` (1U)
host capability
- #define `SDMMCHOST_INSTANCE_SUPPORT_8_BIT_WIDTH`(host) 1U
sdmmc host instance capability
- #define `SDMMCHOST_DMA_DESCRIPTOR_BUFFER_ALIGN_SIZE` (4U)
SDMMC host dma descriptor buffer address align size.
- #define `SDMMCHOST_RESET_TIMEOUT_VALUE` (1000000U)
SDMMC host reset timou value.

Typedefs

- typedef `sdif_transfer_t` `sdmmchost_transfer_t`
sdmmc host transfer function
- typedef struct `_sdmmchost_` `sdmmchost_t`
sdmmc host handler

Enumerations

- enum {
 - kSDMMCHOST_SupportHighSpeed = 1U << 0U,
 - kSDMMCHOST_SupportSuspendResume = 1U << 1U,
 - kSDMMCHOST_SupportVoltage3v3 = 1U << 2U,
 - kSDMMCHOST_SupportVoltage3v0 = 1U << 3U,
 - kSDMMCHOST_SupportVoltage1v8 = 1U << 4U,
 - kSDMMCHOST_SupportVoltage1v2 = 1U << 5U,
 - kSDMMCHOST_Support4BitDataWidth = 1U << 6U,
 - kSDMMCHOST_Support8BitDataWidth = 1U << 7U,
 - kSDMMCHOST_SupportDDRMMode = 1U << 8U,
 - kSDMMCHOST_SupportDetectCardByData3 = 1U << 9U,
 - kSDMMCHOST_SupportDetectCardByCD = 1U << 10U,
 - kSDMMCHOST_SupportAutoCmd12 = 1U << 11U,
 - kSDMMCHOST_SupportSDR104 = 1U << 12U,
 - kSDMMCHOST_SupportSDR50 = 1U << 13U,
 - kSDMMCHOST_SupportHS200 = 1U << 14U,
 - kSDMMCHOST_SupportHS400 = 1U << 15U }

sdmmc host capability
- enum _sdmmchost_endian_mode {
 - kSDMMCHOST_EndianModeBig = 0U,
 - kSDMMCHOST_EndianModeHalfWordBig = 1U,
 - kSDMMCHOST_EndianModeLittle = 2U }

host Endian mode corresponding to driver define

SDIF host controller function

- void **SDMMCHOST_SetCardBusWidth** (sdmmchost_t *host, uint32_t dataBusWidth)
 - set data bus width.*
- static void **SDMMCHOST_SendCardActive** (sdmmchost_t *host)
 - Send initialization active 80 clocks to card.*
- static uint32_t **SDMMCHOST_SetCardClock** (sdmmchost_t *host, uint32_t targetClock)
 - Set card bus clock.*
- static bool **SDMMCHOST_IsCardBusy** (sdmmchost_t *host)
 - check card status by DATA0.*
- static **status_t SDMMCHOST_StartBoot** (sdmmchost_t *host, sdmmchost_boot_config_t *hostConfig, sdmmchost_cmd_t *cmd, uint8_t *buffer)
 - start read boot data.*
- static **status_t SDMMCHOST_ReadBootData** (sdmmchost_t *host, sdmmchost_boot_config_t *hostConfig, uint8_t *buffer)
 - read boot data.*
- static void **SDMMCHOST_EnableBoot** (sdmmchost_t *host, bool enable)
 - enable boot mode.*
- static void **SDMMCHOST_EnableCardInt** (sdmmchost_t *host, bool enable)
 - enable card interrupt.*
- **status_t SDMMCHOST_CardIntInit** (sdmmchost_t *host, void *sdioInt)

- card interrupt function.*
- `status_t SDMMC_HOST_CardDetectInit (sdmmc_host_t *host, void *cd)`
- card detect init function.*
- `status_t SDMMC_HOST_PollingCardDetectStatus (sdmmc_host_t *host, uint32_t waitCardStatus, uint32_t timeout)`
- Detect card insert, only need for SD cases.*
- `uint32_t SDMMC_HOST_CardDetectStatus (sdmmc_host_t *host)`
- card detect status.*
- `status_t SDMMC_HOST_Init (sdmmc_host_t *host)`
- Init host controller.*
- `void SDMMC_HOST_Deinit (sdmmc_host_t *host)`
- Deinit host controller.*
- `void SDMMC_HOST_SetCardPower (sdmmc_host_t *host, bool enable)`
- host power off card function.*
- `status_t SDMMC_HOST_TransferFunction (sdmmc_host_t *host, sdmmc_host_transfer_t *content)`
- host transfer function.*
- `void SDMMC_HOST_Reset (sdmmc_host_t *host)`
- host reset function.*
- `static void SDMMC_HOST_SwitchToVoltage (sdmmc_host_t *host, uint32_t voltage)`
- switch to voltage.*
- `static status_t SDMMC_HOST_ExecuteTuning (sdmmc_host_t *host, uint32_t tuningCmd, uint32_t *revBuf, uint32_t blockSize)`
- sdmmc host excute tuning.*
- `static void SDMMC_HOST_EnableDDRMode (sdmmc_host_t *host, bool enable, uint32_t nibblePos)`
- enable DDR mode.*
- `static void SDMMC_HOST_EnableHS400Mode (sdmmc_host_t *host, bool enable)`
- enable HS400 mode.*
- `static void SDMMC_HOST_EnableStrobeDll (sdmmc_host_t *host, bool enable)`
- enable STROBE DLL.*
- `static uint32_t SDMMC_HOST_GetSignalLineStatus (sdmmc_host_t *host, uint32_t signalLine)`
- Get signal line status.*
- `static void SDMMC_HOST_ForceClockOn (sdmmc_host_t *host, bool enable)`
- force card clock on.*
- `void SDMMC_HOST_ConvertDataToLittleEndian (sdmmc_host_t *host, uint32_t *data, uint32_t wordSize, uint32_t format)`
- sdmmc host convert data sequence to little endian sequence*

44.6.4.2 Data Structure Documentation

44.6.4.2.1 struct_sdmmc_host_

Data Fields

- `sdif_host_t hostController`
- host configuration*
- `uint8_t hostPort`
- host port number, used for one instance support two card*
- `void * dmaDesBuffer`

- *DMA descriptor buffer address.*
uint32_t [dmaDesBufferWordsNum](#)
- *DMA descriptor buffer size in byte.*
sdif_handle_t [handle](#)
- *host controller handler*
uint32_t [capability](#)
- *host controller capability*
uint32_t [maxBlockCount](#)
- *host controller maximum block count*
uint32_t [maxBlockSize](#)
- *host controller maximum block size*
sdmmc_osa_event_t [hostEvent](#)
- *host event handler*
void * [cd](#)
- *card detect*
void * [cardInt](#)
- *call back function for card interrupt*
sdmmc_osa_mutex_t [lock](#)
- *host access lock*

44.6.4.3 Macro Definition Documentation

44.6.4.3.1 **#define FSL_SDMMC_HOST_ADAPTER_VERSION (MAKE_VERSION(2U, 4U, 0U))**
/*2.4.0*/

44.6.4.4 Enumeration Type Documentation

44.6.4.4.1 anonymous enum

Enumerator

kSDMMCHOST_SupportHighSpeed high speed capability
kSDMMCHOST_SupportSuspendResume suspend resume capability
kSDMMCHOST_SupportVoltage3v3 3V3 capability
kSDMMCHOST_SupportVoltage3v0 3V0 capability
kSDMMCHOST_SupportVoltage1v8 1V8 capability
kSDMMCHOST_SupportVoltage1v2 1V2 capability
kSDMMCHOST_Support4BitDataWidth 4 bit data width capability
kSDMMCHOST_Support8BitDataWidth 8 bit data width capability
kSDMMCHOST_SupportDDRMode DDR mode capability.
kSDMMCHOST_SupportDetectCardByData3 data3 detect card capability
kSDMMCHOST_SupportDetectCardByCD CD detect card capability.
kSDMMCHOST_SupportAutoCmd12 auto command 12 capability
kSDMMCHOST_SupportSDR104 SDR104 capability.
kSDMMCHOST_SupportSDR50 SDR50 capability.
kSDMMCHOST_SupportHS200 HS200 capability.
kSDMMCHOST_SupportHS400 HS400 capability.

44.6.4.4.2 enum _sdmmchost_endian_mode

Enumerator

kSDMMCHOST_EndianModeBig Big endian mode.

kSDMMCHOST_EndianModeHalfWordBig Half word big endian mode.

kSDMMCHOST_EndianModeLittle Little endian mode.

44.6.4.5 Function Documentation

44.6.4.5.1 void SDMMCHOST_SetCardBusWidth (sdmmchost_t * *host*, uint32_t *dataBusWidth*)

Parameters

<i>host</i>	host handler
<i>dataBusWidth</i>	data bus width

44.6.4.5.2 static void SDMMCHOST_SendCardActive (sdmmchost_t * *host*) [inline], [static]

Parameters

<i>host</i>	host handler
-------------	--------------

44.6.4.5.3 static uint32_t SDMMCHOST_SetCardClock (sdmmchost_t * *host*, uint32_t *targetClock*) [inline], [static]

Parameters

<i>host</i>	host handler
<i>targetClock</i>	target clock frequency

Return values

<i>actual</i>	clock frequency can be reach.
---------------	-------------------------------

44.6.4.5.4 static bool SDMMCHOST_IsCardBusy (sdmmchost_t * *host*) [inline], [static]

Parameters

<i>host</i>	host handler
-------------	--------------

Return values

<i>true</i>	is busy, false is idle.
-------------	-------------------------

44.6.4.5.5 `static status_t SDMMCHOST_StartBoot (sdmmchost_t * host, sdmmchost_boot_config_t * hostConfig, sdmmchost_cmd_t * cmd, uint8_t * buffer) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>hostConfig</i>	boot configuration
<i>cmd</i>	boot command
<i>buffer</i>	buffer address

44.6.4.5.6 `static status_t SDMMCHOST_ReadBootData (sdmmchost_t * host, sdmmchost_boot_config_t * hostConfig, uint8_t * buffer) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>hostConfig</i>	boot configuration
<i>buffer</i>	buffer address

44.6.4.5.7 `static void SDMMCHOST_EnableBoot (sdmmchost_t * host, bool enable) [inline], [static]`

Parameters

<i>host</i>	host handler
-------------	--------------

<i>enable</i>	true is enable, false is disable
---------------	----------------------------------

44.6.4.5.8 `static void SDMMCHOST_EnableCardInt (sdmmchost_t * host, bool enable)`
`[inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.

44.6.4.5.9 `status_t SDMMCHOST_CardIntInit (sdmmchost_t * host, void * sdiInt)`

Parameters

<i>host</i>	host handler
<i>sdiInt</i>	card interrupt configuration

44.6.4.5.10 `status_t SDMMCHOST_CardDetectInit (sdmmchost_t * host, void * cd)`

Parameters

<i>host</i>	host handler
<i>cd</i>	card detect configuration

44.6.4.5.11 `status_t SDMMCHOST_PollingCardDetectStatus (sdmmchost_t * host, uint32_t`
`waitCardStatus, uint32_t timeout)`

Parameters

<i>host</i>	host handler
<i>waitCardStatus</i>	status which user want to wait
<i>timeout</i>	wait time out.

Return values

<i>kStatus_Success</i>	detect card insert
<i>kStatus_Fail</i>	card insert event fail

44.6.4.5.12 uint32_t SDMMCHOST_CardDetectStatus (sdmmchost_t * host)

Parameters

<i>host</i>	host handler
-------------	--------------

Return values

<i>kSD_Inserted, kSD_Removed</i>	
----------------------------------	--

44.6.4.5.13 status_t SDMMCHOST_Init (sdmmchost_t * host)

Thread safe function, please note that the function will create the mutex lock dynamically by default, so to avoid the mutex create redundantly, application must follow bellow sequence for card re-initialization

```
* SDMMCHOST_Deinit (host);
* SDMMCHOST_Init (host);
*
```

Parameters

<i>host</i>	host handler
-------------	--------------

Return values

<i>kStatus_Success</i>	host init success
<i>kStatus_Fail</i>	event fail

44.6.4.5.14 void SDMMCHOST_Deinit (sdmmchost_t * host)

Please note it is a thread safe function.

Parameters

<i>host</i>	host handler
-------------	--------------

44.6.4.5.15 void SDMMCHOST_SetCardPower (sdmmchost_t * *host*, bool *enable*)

Parameters

<i>host</i>	host handler
<i>enable</i>	true is power on, false is power down.

**44.6.4.5.16 status_t SDMMCHOST_TransferFunction (sdmmchost_t * *host*,
sdmmchost_transfer_t * *content*)**

Please note it is a thread safe function.

Parameters

<i>host</i>	host handler
<i>content</i>	transfer content.

44.6.4.5.17 void SDMMCHOST_Reset (sdmmchost_t * *host*)

Please note it is a thread safe function.

Parameters

<i>host</i>	host handler
-------------	--------------

**44.6.4.5.18 static void SDMMCHOST_SwitchToVoltage (sdmmchost_t * *host*, uint32_t *voltage*)
[inline], [static]**

Parameters

<i>host</i>	host handler
-------------	--------------

<i>voltage</i>	switch to voltage level.
----------------	--------------------------

44.6.4.5.19 `static status_t SDMMCHOST_ExecuteTuning (sdmmchost_t * host, uint32_t tuningCmd, uint32_t * revBuf, uint32_t blockSize) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>tuningCmd</i>	tuning command.
<i>revBuf</i>	receive buffer pointer
<i>blockSize</i>	tuning data block size.

44.6.4.5.20 `static void SDMMCHOST_EnableDDRMode (sdmmchost_t * host, bool enable, uint32_t nibblePos) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.
<i>nibblePos</i>	nibble position indication. 0- the sequence is 'odd high nibble -> even high nibble -> odd low nibble -> even low nibble'; 1- the sequence is 'odd high nibble -> odd low nibble -> even high nibble -> even low nibble'.

44.6.4.5.21 `static void SDMMCHOST_EnableHS400Mode (sdmmchost_t * host, bool enable) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.

44.6.4.5.22 `static void SDMMCHOST_EnableStrobeDII (sdmmchost_t * host, bool enable) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.

44.6.4.5.23 `static uint32_t SDMMCHOST_GetSignalLineStatus (sdmmchost_t * host, uint32_t signalLine) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>signalLine</i>	signal line type, reference <code>_sdmmc_signal_line</code>

44.6.4.5.24 `static void SDMMCHOST_ForceClockOn (sdmmchost_t * host, bool enable) [inline], [static]`

Parameters

<i>host</i>	host handler
<i>enable</i>	true is enable, false is disable.

44.6.4.5.25 `void SDMMCHOST_ConvertDataToLittleEndian (sdmmchost_t * host, uint32_t * data, uint32_t wordSize, uint32_t format)`

Parameters

<i>host</i>	host handler.
<i>data</i>	data buffer address.
<i>wordSize</i>	data buffer size in word.
<i>format</i>	data packet format.

44.7 SDMMC Common

44.7.1 Overview

The sdmmc common function and definition.

Data Structures

- struct [_sd_detect_card](#)
sd card detect [More...](#)
- struct [_sd_io_voltage](#)
io voltage control configuration [More...](#)
- struct [_sd_usr_param](#)
sdcard user parameter [More...](#)
- struct [_sdio_card_int](#)
card interrupt application callback [More...](#)
- struct [_sdio_usr_param](#)
sdio user parameter [More...](#)
- struct [_sdio_fbr](#)
sdio card FBR register [More...](#)
- struct [_sdio_common_cis](#)
sdio card common CIS [More...](#)
- struct [_sdio_func_cis](#)
sdio card function CIS [More...](#)
- struct [_sd_status](#)
SD card status. [More...](#)
- struct [_sd_cid](#)
SD card CID register. [More...](#)
- struct [_sd_csd](#)
SD card CSD register. [More...](#)
- struct [_sd_scr](#)
SD card SCR register. [More...](#)
- struct [_mmc_cid](#)
MMC card CID register. [More...](#)
- struct [_mmc_csd](#)
MMC card CSD register. [More...](#)
- struct [_mmc_extended_csd](#)
MMC card Extended CSD register (unit: byte). [More...](#)
- struct [_mmc_extended_csd_config](#)
MMC Extended CSD configuration. [More...](#)
- struct [_mmc_boot_config](#)
MMC card boot configuration definition. [More...](#)

Macros

- #define [SWAP_WORD_BYTE_SEQUENCE\(x\) \(__REV\(x\)\)](#)
Reverse byte sequence in uint32_t.
- #define [SWAP_HALF_WROD_BYTE_SEQUENCE\(x\) \(__REV16\(x\)\)](#)

- Reverse byte sequence for each half word in uint32_t.*
- #define **FSL_SDMMC_MAX_VOLTAGE_RETRIES** (1000U)
 - Maximum loop count to check the card operation voltage range.*
- #define **FSL_SDMMC_MAX_CMD_RETRIES** (10U)
 - Maximum loop count to send the cmd.*
- #define **FSL_SDMMC_DEFAULT_BLOCK_SIZE** (512U)
 - Default block size.*
- #define **SDMMC_DATA_BUFFER_ALIGN_CACHE** sizeof(uint32_t)
 - make sure the internal buffer address is cache align*
- #define **FSL_SDMMC_CARD_INTERNAL_BUFFER_SIZE** (FSL_SDMMC_DEFAULT_BLOCK_SIZE + SDMMC_DATA_BUFFER_ALIGN_CACHE)
 - sdmmc card internal buffer size*
- #define **FSL_SDMMC_CARD_MAX_BUS_FREQ**(max, target) ((max) == 0U ? (target) : ((max) > (target) ? (target) : (max)))
 - get maximum freq*
- #define **SDMMC_LOG**(format,...)
 - SD/MMC error log.*
- #define **SDMMC_CLOCK_400KHZ** (400000U)
 - SD/MMC card initialization clock frequency.*
- #define **SD_CLOCK_25MHZ** (25000000U)
 - SD card bus frequency 1 in high-speed mode.*
- #define **SD_CLOCK_50MHZ** (50000000U)
 - SD card bus frequency 2 in high-speed mode.*
- #define **SD_CLOCK_100MHZ** (100000000U)
 - SD card bus frequency in SDR50 mode.*
- #define **SD_CLOCK_208MHZ** (208000000U)
 - SD card bus frequency in SDR104 mode.*
- #define **MMC_CLOCK_26MHZ** (26000000U)
 - MMC card bus frequency 1 in high-speed mode.*
- #define **MMC_CLOCK_52MHZ** (52000000U)
 - MMC card bus frequency 2 in high-speed mode.*
- #define **MMC_CLOCK_DDR52** (52000000U)
 - MMC card bus frequency in high-speed DDR52 mode.*
- #define **MMC_CLOCK_HS200** (200000000U)
 - MMC card bus frequency in high-speed HS200 mode.*
- #define **MMC_CLOCK_HS400** (400000000U)
 - MMC card bus frequency in high-speed HS400 mode.*
- #define **SDMMC_MASK**(bit) (1UL << (bit))
 - mask convert*
- #define **SDMMC_R1_ALL_ERROR_FLAG**
 - R1 all the error flag.*
- #define **SDMMC_R1_CURRENT_STATE**(x) (((x)&0x00001E00U) >> 9U)
 - R1: current state.*
- #define **SDSPI_R7_VERSION_SHIFT** (28U)
 - The bit mask for COMMAND VERSION field in R7.*
- #define **SDSPI_R7_VERSION_MASK** (0xFU)
 - The bit mask for COMMAND VERSION field in R7.*
- #define **SDSPI_R7_VOLTAGE_SHIFT** (8U)
 - The bit shift for VOLTAGE ACCEPTED field in R7.*
- #define **SDSPI_R7_VOLTAGE_MASK** (0xFU)
 - The bit mask for VOLTAGE ACCEPTED field in R7.*

- #define `SDSPI_R7_VOLTAGE_27_36_MASK` (0x1U << SDSPI_R7_VOLTAGE_SHIFT)
The bit mask for VOLTAGE 2.7V to 3.6V field in R7.
- #define `SDSPI_R7_ECHO_SHIFT` (0U)
The bit shift for ECHO field in R7.
- #define `SDSPI_R7_ECHO_MASK` (0xFFU)
The bit mask for ECHO field in R7.
- #define `SDSPI_DATA_ERROR_TOKEN_MASK` (0xFU)
Data error token mask.
- #define `SDSPI_DATA_RESPONSE_TOKEN_MASK` (0x1FU)
Mask for data response bits.
- #define `SDIO_CCCR_REG_NUMBER` (0x16U)
sdio card cccr register number
- #define `SDIO_IO_READY_TIMEOUT_UNIT` (10U)
sdio IO ready timeout steps
- #define `SDIO_CMD_ARGUMENT_RW_POS` (31U)
read/write flag position
- #define `SDIO_CMD_ARGUMENT_FUNC_NUM_POS` (28U)
function number position
- #define `SDIO_DIRECT_CMD_ARGUMENT_RAW_POS` (27U)
direct raw flag position
- #define `SDIO_CMD_ARGUMENT_REG_ADDR_POS` (9U)
direct reg addr position
- #define `SDIO_CMD_ARGUMENT_REG_ADDR_MASK` (0x1FFFFU)
direct reg addr mask
- #define `SDIO_DIRECT_CMD_DATA_MASK` (0xFFU)
data mask
- #define `SDIO_EXTEND_CMD_ARGUMENT_BLOCK_MODE_POS` (27U)
extended command argument block mode bit position
- #define `SDIO_EXTEND_CMD_ARGUMENT_OP_CODE_POS` (26U)
extended command argument OP Code bit position
- #define `SDIO_EXTEND_CMD_BLOCK_MODE_MASK` (0x08000000U)
block mode mask
- #define `SDIO_EXTEND_CMD_OP_CODE_MASK` (0x04000000U)
op code mask
- #define `SDIO_EXTEND_CMD_COUNT_MASK` (0x1FFU)
byte/block count mask
- #define `SDIO_MAX_BLOCK_SIZE` (2048U)
max block size
- #define `SDIO_FBR_BASE(x)` ((x)*0x100U)
function basic register
- #define `SDIO_TPL_CODE_END` (0xFFU)
tuple end
- #define `SDIO_TPL_CODE_MANIFID` (0x20U)
manufacturer ID
- #define `SDIO_TPL_CODE_FUNCID` (0x21U)
function ID
- #define `SDIO_TPL_CODE_FUNCNCE` (0x22U)
function extension tuple
- #define `SDIO_OCR_VOLTAGE_WINDOW_MASK` (0xFFFFU << 8U)
sdio ocr voltage window mask
- #define `SDIO_OCR_IO_NUM_MASK` (7U << kSDIO_OcrIONumber)

- sdio ocr register IO NUMBER mask*
- #define **SDIO_CCCR_SUPPORT_HIGHSPEED** (1UL << 9U)
- UHS timing mode flag.*
- #define **SDIO_CCCR_DRIVER_TYPE_MASK** (3U << 4U)
- Driver type flag.*
- #define **SDIO_CCCR_ASYNC_INT_MASK** (1U)
- async interrupt flag*
- #define **SDIO_CCCR_SUPPORT_8BIT_BUS** (1UL << 18U)
- 8 bit data bus flag*
- #define **MMC_OCR_V170TO195_SHIFT** (7U)
- The bit mask for VOLTAGE WINDOW 1.70V to 1.95V field in OCR.*
- #define **MMC_OCR_V170TO195_MASK** (0x00000080U)
- The bit mask for VOLTAGE WINDOW 1.70V to 1.95V field in OCR.*
- #define **MMC_OCR_V200TO260_SHIFT** (8U)
- The bit shift for VOLTAGE WINDOW 2.00V to 2.60V field in OCR.*
- #define **MMC_OCR_V200TO260_MASK** (0x00007F00U)
- The bit mask for VOLTAGE WINDOW 2.00V to 2.60V field in OCR.*
- #define **MMC_OCR_V270TO360_SHIFT** (15U)
- The bit shift for VOLTAGE WINDOW 2.70V to 3.60V field in OCR.*
- #define **MMC_OCR_V270TO360_MASK** (0x00FF8000U)
- The bit mask for VOLTAGE WINDOW 2.70V to 3.60V field in OCR.*
- #define **MMC_OCR_ACCESS_MODE_SHIFT** (29U)
- The bit shift for ACCESS MODE field in OCR.*
- #define **MMC_OCR_ACCESS_MODE_MASK** (0x60000000U)
- The bit mask for ACCESS MODE field in OCR.*
- #define **MMC_OCR_BUSY_SHIFT** (31U)
- The bit shift for BUSY field in OCR.*
- #define **MMC_OCR_BUSY_MASK** (1U << MMC_OCR_BUSY_SHIFT)
- The bit mask for BUSY field in OCR.*
- #define **MMC_TRANSFER_SPEED_FREQUENCY_UNIT_SHIFT** (0U)
- The bit shift for FREQUENCY UNIT field in TRANSFER SPEED(TRAN-SPEED in Extended CSD)*
- #define **MMC_TRANSFER_SPEED_FREQUENCY_UNIT_MASK** (0x07U)
- The bit mask for FREQUENCY UNIT in TRANSFER SPEED.*
- #define **MMC_TRANSFER_SPEED_MULTIPLIER_SHIFT** (3U)
- The bit shift for MULTIPLIER field in TRANSFER SPEED.*
- #define **MMC_TRANSFER_SPEED_MULTIPLIER_MASK** (0x78U)
- The bit mask for MULTIPLIER field in TRANSFER SPEED.*
- #define **READ_MMC_TRANSFER_SPEED_FREQUENCY_UNIT(CSD)** (((CSD).transferSpeed) & **MMC_TRANSFER_SPEED_FREQUENCY_UNIT_MASK**) >> **MMC_TRANSFER_SPEED_FREQUENCY_UNIT_SHIFT**)
- Read the value of FREQUENCY UNIT in TRANSFER SPEED.*
- #define **READ_MMC_TRANSFER_SPEED_MULTIPLIER(CSD)** (((CSD).transferSpeed) & **MMC_TRANSFER_SPEED_MULTIPLIER_MASK**) >> **MMC_TRANSFER_SPEED_MULTIPLIER_SHIFT**)
- Read the value of MULTIPLIER field in TRANSFER SPEED.*
- #define **MMC_POWER_CLASS_4BIT_MASK** (0x0FU)
- The power class value bit mask when bus in 4 bit mode.*
- #define **MMC_POWER_CLASS_8BIT_MASK** (0xF0U)
- The power class current value bit mask when bus in 8 bit mode.*
- #define **MMC_CACHE_CONTROL_ENABLE** (1U)
- mmc cache control enable*

- #define `MMC_CACHE_TRIGGER_FLUSH` (1U)
mmc cache flush
- #define `MMC_DATA_BUS_WIDTH_TYPE_NUMBER` (3U)
The number of data bus width type.
- #define `MMC_PARTITION_CONFIG_PARTITION_ACCESS_SHIFT` (0U)
The bit shift for PARTITION ACCESS filed in BOOT CONFIG (BOOT_CONFIG in Extend CSD)
- #define `MMC_PARTITION_CONFIG_PARTITION_ACCESS_MASK` (0x00000007U)
The bit mask for PARTITION ACCESS field in BOOT CONFIG.
- #define `MMC_PARTITION_CONFIG_PARTITION_ENABLE_SHIFT` (3U)
The bit shift for PARTITION ENABLE field in BOOT CONFIG.
- #define `MMC_PARTITION_CONFIG_PARTITION_ENABLE_MASK` (0x00000038U)
The bit mask for PARTITION ENABLE field in BOOT CONFIG.
- #define `MMC_PARTITION_CONFIG_BOOT_ACK_SHIFT` (6U)
The bit shift for ACK field in BOOT CONFIG.
- #define `MMC_PARTITION_CONFIG_BOOT_ACK_MASK` (0x00000040U)
The bit mask for ACK field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_BUS_WIDTH_SHIFT` (0U)
The bit shift for BOOT BUS WIDTH field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_BUS_WIDTH_MASK` (3U)
The bit mask for BOOT BUS WIDTH field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_RESET_BUS_CONDITION_SHIFT` (2U)
The bit shift for BOOT BUS WIDTH RESET field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_RESET_BUS_CONDITION_MASK` (4U)
The bit mask for BOOT BUS WIDTH RESET field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_BOOT_MODE_SHIFT` (3U)
The bit shift for BOOT MODE field in BOOT CONFIG.
- #define `MMC_BOOT_BUS_CONDITION_BOOT_MODE_MASK` (0x18U)
The bit mask for BOOT MODE field in BOOT CONFIG.
- #define `MMC_EXTENDED_CSD_BYTES` (512U)
The length of Extended CSD register, unit as bytes.
- #define `MMC_DEFAULT_RELATIVE_ADDRESS` (2UL)
MMC card default relative address.
- #define `SD_PRODUCT_NAME_BYTES` (5U)
SD card product name length united as bytes.
- #define `SD_AU_START_VALUE` (1U)
SD AU start value.
- #define `SD_UHS_AU_START_VALUE` (7U)
SD UHS AU start value.
- #define `SD_TRANSFER_SPEED_RATE_UNIT_SHIFT` (0U)
The bit shift for RATE UNIT field in TRANSFER SPEED.
- #define `SD_TRANSFER_SPEED_RATE_UNIT_MASK` (0x07U)
The bit mask for RATE UNIT field in TRANSFER SPEED.
- #define `SD_TRANSFER_SPEED_TIME_VALUE_SHIFT` (2U)
The bit shift for TIME VALUE field in TRANSFER SPEED.
- #define `SD_TRANSFER_SPEED_TIME_VALUE_MASK` (0x78U)
The bit mask for TIME VALUE field in TRANSFER SPEED.
- #define `SD_RD_TRANSFER_SPEED_RATE_UNIT(x)` (((x.transferSpeed) & `SD_TRANSFER_SPEED_RATE_UNIT_MASK`) >> `SD_TRANSFER_SPEED_RATE_UNIT_SHIFT`)
Read the value of FREQUENCY UNIT in TRANSFER SPEED field.
- #define `SD_RD_TRANSFER_SPEED_TIME_VALUE(x)` (((x.transferSpeed) & `SD_TRANSFER_SPEED_TIME_VALUE_MASK`) >> `SD_TRANSFER_SPEED_TIME_VALUE_SHIFT`)

- *Read the value of TIME VALUE in TRANSFER SPEED field.*
- #define `MMC_PRODUCT_NAME_BYTES` (6U)
MMC card product name length united as bytes.
- #define `MMC_SWITCH_COMMAND_SET_SHIFT` (0U)
The bit shift for COMMAND SET field in SWITCH command.
- #define `MMC_SWITCH_COMMAND_SET_MASK` (0x00000007U)
The bit mask for COMMAND set field in SWITCH command.
- #define `MMC_SWITCH_VALUE_SHIFT` (8U)
The bit shift for VALUE field in SWITCH command.
- #define `MMC_SWITCH_VALUE_MASK` (0x0000FF00U)
The bit mask for VALUE field in SWITCH command.
- #define `MMC_SWITCH_BYTE_INDEX_SHIFT` (16U)
The bit shift for BYTE INDEX field in SWITCH command.
- #define `MMC_SWITCH_BYTE_INDEX_MASK` (0x00FF0000U)
The bit mask for BYTE INDEX field in SWITCH command.
- #define `MMC_SWITCH_ACCESS_MODE_SHIFT` (24U)
The bit shift for ACCESS MODE field in SWITCH command.
- #define `MMC_SWITCH_ACCESS_MODE_MASK` (0x03000000U)
The bit mask for ACCESS MODE field in SWITCH command.

Typedefs

- typedef enum
`_sdmmc_operation_voltage` `sdmmc_operation_voltage_t`
card operation voltage
- typedef enum `_sd_detect_card_type` `sd_detect_card_type_t`
sd card detect type
- typedef void(* `sd_cd_t`)(bool isInserted, void *userData)
card detect application callback definition
- typedef bool(* `sd_cd_status_t`)(void)
card detect status
- typedef struct `_sd_detect_card` `sd_detect_card_t`
sd card detect
- typedef enum
`_sd_io_voltage_ctrl_type` `sd_io_voltage_ctrl_type_t`
io voltage control type
- typedef void(* `sd_io_voltage_func_t`)(`sdmmc_operation_voltage_t` voltage)
card switch voltage function pointer
- typedef struct `_sd_io_voltage` `sd_io_voltage_t`
io voltage control configuration
- typedef void(* `sd_pwr_t`)(bool enable)
card power control function pointer
- typedef void(* `sd_io_strength_t`)(uint32_t busFreq)
card io strength control
- typedef struct `_sd_usr_param` `sd_usr_param_t`
sdcard user parameter
- typedef void(* `sdio_int_t`)(void *userData)
card interrupt function pointer
- typedef struct `_sdio_card_int` `sdio_card_int_t`
card interrupt application callback

- typedef struct `_sdio_usr_param` `sdio_usr_param_t`
sdio user parameter
- typedef enum
`_sdmmc_r1_current_state` `sdmmc_r1_current_state_t`
CURRENT_STATE filed in R1.
- typedef enum `_sdspi_data_token` `sdspi_data_token_t`
Data Token.
- typedef enum
`_sdspi_data_response_token` `sdspi_data_response_token_t`
Data Response Token.
- typedef enum `_sd_command` `sd_command_t`
SD card individual commands.
- typedef enum `_sdspi_command` `sdspi_command_t`
SDSPI individual commands.
- typedef enum
`_sd_application_command` `sd_application_command_t`
SD card individual application commands.
- typedef enum `_sd_switch_mode` `sd_switch_mode_t`
SD card switch mode.
- typedef enum `_sd_timing_mode` `sd_timing_mode_t`
SD card timing mode flags.
- typedef enum `_sd_driver_strength` `sd_driver_strength_t`
SD card driver strength.
- typedef enum `_sd_max_current` `sd_max_current_t`
SD card current limit.
- typedef enum `_sdmmc_command` `sdmmc_command_t`
SD/MMC card common commands.
- typedef enum `_sdio_command` `sdio_command_t`
sdio card individual commands
- typedef enum `_sdio_func_num` `sdio_func_num_t`
sdio card individual commands
- typedef enum `_sdio_bus_width` `sdio_bus_width_t`
sdio bus width
- typedef enum `_mmc_command` `mmc_command_t`
MMC card individual commands.
- typedef enum
`_mmc_classified_voltage` `mmc_classified_voltage_t`
MMC card classified as voltage range.
- typedef enum
`_mmc_classified_density` `mmc_classified_density_t`
MMC card classified as density level.
- typedef enum `_mmc_access_mode` `mmc_access_mode_t`
MMC card access mode(Access mode in OCR).
- typedef enum `_mmc_voltage_window` `mmc_voltage_window_t`
MMC card voltage window(VDD voltage window in OCR).
- typedef enum
`_mmc_csd_structure_version` `mmc_csd_structure_version_t`
CSD structure version(CSD_STRUCTURE in CSD).
- typedef enum
`_mmc_specification_version` `mmc_specification_version_t`

- *MMC card specification version(SPEC_VERS in CSD).*
- typedef enum `_mmc_command_set mmc_command_set_t`
MMC card command set(COMMAND_SET in Extended CSD)
- typedef enum `_mmc_high_speed_timing mmc_high_speed_timing_t`
MMC card high-speed timing(HS_TIMING in Extended CSD)
- typedef enum `_mmc_data_bus_width mmc_data_bus_width_t`
MMC card data bus width(BUS_WIDTH in Extended CSD)
- typedef enum
`_mmc_boot_partition_enable mmc_boot_partition_enable_t`
MMC card boot partition enabled(BOOT_PARTITION_ENABLE in Extended CSD)
- typedef enum `_mmc_boot_timing_mode mmc_boot_timing_mode_t`
boot mode configuration Note: HS200 & HS400 is not support during BOOT operation.
- typedef enum `_mmc_boot_partition_wp mmc_boot_partition_wp_t`
MMC card boot partition write protect configurations All the bits in BOOT_WP register, except the two R/W bits B_PERM_WP_DIS and B_PERM_WP_EN, shall only be written once per power cycle.The protection mdde intended for both boot areas will be set with a single write.
- typedef enum `_mmc_access_partition mmc_access_partition_t`
MMC card partition to be accessed(BOOT_PARTITION_ACCESS in Extended CSD)
- typedef enum
`_mmc_extended_csd_access_mode mmc_extended_csd_access_mode_t`
Extended CSD register access mode(Access mode in CMD6).
- typedef enum
`_mmc_extended_csd_index mmc_extended_csd_index_t`
EXT CSD byte index.
- typedef enum
`_mmc_extended_csd_flags mmc_extended_csd_flags_t`
mmc extended csd flags
- typedef enum `_mmc_boot_mode mmc_boot_mode_t`
MMC card boot mode.
- typedef struct `_sdio_fbr sdio_fbr_t`
sdio card FBR register
- typedef struct `_sdio_common_cis sdio_common_cis_t`
sdio card common CIS
- typedef struct `_sdio_func_cis sdio_func_cis_t`
sdio card function CIS
- typedef struct `_sd_status sd_status_t`
SD card status.
- typedef struct `_sd_cid sd_cid_t`
SD card CID register.
- typedef struct `_sd_csd sd_csd_t`
SD card CSD register.
- typedef struct `_sd_scr sd_scr_t`
SD card SCR register.
- typedef struct `_mmc_cid mmc_cid_t`
MMC card CID register.
- typedef struct `_mmc_csd mmc_csd_t`
MMC card CSD register.
- typedef struct `_mmc_extended_csd mmc_extended_csd_t`
MMC card Extended CSD register (unit: byte).
- typedef struct
`_mmc_extended_csd_config mmc_extended_csd_config_t`

MMC Extended CSD configuration.

- typedef struct `_mmc_boot_config mmc_boot_config_t`
MMC card boot configuration definition.

Enumerations

- enum {
 - `kStatus_SDMMC_NotSupportYet` = MAKE_STATUS(kStatusGroup_SDMMC, 0U),
 - `kStatus_SDMMC_TransferFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 1U),
 - `kStatus_SDMMC_SetCardBlockSizeFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 2U),
 - `kStatus_SDMMC_HostNotSupport` = MAKE_STATUS(kStatusGroup_SDMMC, 3U),
 - `kStatus_SDMMC_CardNotSupport` = MAKE_STATUS(kStatusGroup_SDMMC, 4U),
 - `kStatus_SDMMC_AllSendCidFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 5U),
 - `kStatus_SDMMC_SendRelativeAddressFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 6U),
 - `kStatus_SDMMC_SendCsdFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 7U),
 - `kStatus_SDMMC_SelectCardFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 8U),
 - `kStatus_SDMMC_SendScrFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 9U),
 - `kStatus_SDMMC_SetDataBusWidthFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 10U),
 - `kStatus_SDMMC_GoIdleFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 11U),
 - `kStatus_SDMMC_HandShakeOperationConditionFailed`,
 - `kStatus_SDMMC_SendApplicationCommandFailed`,
 - `kStatus_SDMMC_SwitchFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 14U),
 - `kStatus_SDMMC_StopTransmissionFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 15U),
 - `kStatus_SDMMC_WaitWriteCompleteFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 16U),
 - `kStatus_SDMMC_SetBlockCountFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 17U),
 - `kStatus_SDMMC_SetRelativeAddressFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 18U),
 - `kStatus_SDMMC_SwitchBusTimingFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 19U),
 - `kStatus_SDMMC_SendExtendedCsdFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 20U),
 - `kStatus_SDMMC_ConfigureBootFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 21U),
 - `kStatus_SDMMC_ConfigureExtendedCsdFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 22-
U),
 - `kStatus_SDMMC_EnableHighCapacityEraseFailed`,
 - `kStatus_SDMMC_SendTestPatternFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 24U),
 - `kStatus_SDMMC_ReceiveTestPatternFailed` = MAKE_STATUS(kStatusGroup_SDMMC, 25U),
 - `kStatus_SDMMC_SDIO_ResponseError` = MAKE_STATUS(kStatusGroup_SDMMC, 26U),
 - `kStatus_SDMMC_SDIO_InvalidArgument`,
 - `kStatus_SDMMC_SDIO_SendOperationConditionFail`,
 - `kStatus_SDMMC_InvalidVoltage` = MAKE_STATUS(kStatusGroup_SDMMC, 29U),
 - `kStatus_SDMMC_SDIO_SwitchHighSpeedFail` = MAKE_STATUS(kStatusGroup_SDMMC, 30-

U),
 kStatus_SDMMC_SDIO_ReadCISFail = MAKE_STATUS(kStatusGroup_SDMMC, 31U),
 kStatus_SDMMC_SDIO_InvalidCard = MAKE_STATUS(kStatusGroup_SDMMC, 32U),
 kStatus_SDMMC_TuningFail = MAKE_STATUS(kStatusGroup_SDMMC, 33U),
 kStatus_SDMMC_SwitchVoltageFail = MAKE_STATUS(kStatusGroup_SDMMC, 34U),
 kStatus_SDMMC_SwitchVoltage18VFail33VSuccess = MAKE_STATUS(kStatusGroup_SDMMC, 35U),
 kStatus_SDMMC_ReTuningRequest = MAKE_STATUS(kStatusGroup_SDMMC, 36U),
 kStatus_SDMMC_SetDriverStrengthFail = MAKE_STATUS(kStatusGroup_SDMMC, 37U),
 kStatus_SDMMC_SetPowerClassFail = MAKE_STATUS(kStatusGroup_SDMMC, 38U),
 kStatus_SDMMC_HostNotReady = MAKE_STATUS(kStatusGroup_SDMMC, 39U),
 kStatus_SDMMC_CardDetectFailed = MAKE_STATUS(kStatusGroup_SDMMC, 40U),
 kStatus_SDMMC_AuSizeNotSetProperly = MAKE_STATUS(kStatusGroup_SDMMC, 41U),
 kStatus_SDMMC_PollingCardIdleFailed = MAKE_STATUS(kStatusGroup_SDMMC, 42U),
 kStatus_SDMMC_DeselectCardFailed = MAKE_STATUS(kStatusGroup_SDMMC, 43U),
 kStatus_SDMMC_CardStatusIdle = MAKE_STATUS(kStatusGroup_SDMMC, 44U),
 kStatus_SDMMC_CardStatusBusy = MAKE_STATUS(kStatusGroup_SDMMC, 45U),
 kStatus_SDMMC_CardInitFailed = MAKE_STATUS(kStatusGroup_SDMMC, 46U) }

SD/MMC card API's running status.

- enum {
 kSDMMC_SignalLineCmd = 1U,
 kSDMMC_SignalLineData0 = 2U,
 kSDMMC_SignalLineData1 = 4U,
 kSDMMC_SignalLineData2 = 8U,
 kSDMMC_SignalLineData3 = 16U,
 kSDMMC_SignalLineData4 = 32U,
 kSDMMC_SignalLineData5 = 64U,
 kSDMMC_SignalLineData6 = 128U,
 kSDMMC_SignalLineData7 = 256U }
sdmmc signal line
- enum _sdmmc_operation_voltage {
 kSDMMC_OperationVoltageNone = 0U,
 kSDMMC_OperationVoltage330V = 1U,
 kSDMMC_OperationVoltage300V = 2U,
 kSDMMC_OperationVoltage180V = 3U }
card operation voltage
- enum {
 kSDMMC_BusWidth1Bit = 0U,
 kSDMMC_BusWidth4Bit = 1U,
 kSDMMC_BusWidth8Bit = 2U }
card bus width
- enum { kSDMMC_Support8BitWidth = 1U }
sdmmc capability flag
- enum {
 kSDMMC_DataPacketFormatLSBFirst,
 kSDMMC_DataPacketFormatMSBFirst }

- *@ brief sdmmc data packet format*
 - enum `_sd_detect_card_type` {
 - `kSD_DetectCardByGpioCD,`
 - `kSD_DetectCardByHostCD,`
 - `kSD_DetectCardByHostDATA3 }`
 - *sd card detect type*
 - enum {
 - `kSD_Inserted = 1U,`
 - `kSD_Removed = 0U }`
 - *@ brief SD card detect status*
 - enum {
 - `kSD_DAT3PullDown = 0U,`
 - `kSD_DAT3PullUp = 1U }`
 - *@ brief SD card detect status*
 - enum `_sd_io_voltage_ctrl_type` {
 - `kSD_IOVoltageCtrlNotSupport = 0U,`
 - `kSD_IOVoltageCtrlByGpio = 2U }`
 - *io voltage control type*
 - enum {
 - `kSDMMC_R1OutOfRangeFlag = 31,`
 - `kSDMMC_R1AddressErrorFlag = 30,`
 - `kSDMMC_R1BlockLengthErrorFlag = 29,`
 - `kSDMMC_R1EraseSequenceErrorFlag = 28,`
 - `kSDMMC_R1EraseParameterErrorFlag = 27,`
 - `kSDMMC_R1WriteProtectViolationFlag = 26,`
 - `kSDMMC_R1CardIsLockedFlag = 25,`
 - `kSDMMC_R1LockUnlockFailedFlag = 24,`
 - `kSDMMC_R1CommandCrcErrorFlag = 23,`
 - `kSDMMC_R1IllegalCommandFlag = 22,`
 - `kSDMMC_R1CardEccFailedFlag = 21,`
 - `kSDMMC_R1CardControllerErrorFlag = 20,`
 - `kSDMMC_R1ErrorFlag = 19,`
 - `kSDMMC_R1CidCsdOverwriteFlag = 16,`
 - `kSDMMC_R1WriteProtectEraseSkipFlag = 15,`
 - `kSDMMC_R1CardEccDisabledFlag = 14,`
 - `kSDMMC_R1EraseResetFlag = 13,`
 - `kSDMMC_R1ReadyForDataFlag = 8,`
 - `kSDMMC_R1SwitchErrorFlag = 7,`
 - `kSDMMC_R1ApplicationCommandFlag = 5,`
 - `kSDMMC_R1AuthenticationSequenceErrorFlag = 3 }`
 - *Card status bit in R1.*
 - enum `_sdmmc_r1_current_state` {

```

kSDMMC_R1StateIdle = 0U,
kSDMMC_R1StateReady = 1U,
kSDMMC_R1StateIdentify = 2U,
kSDMMC_R1StateStandby = 3U,
kSDMMC_R1StateTransfer = 4U,
kSDMMC_R1StateSendData = 5U,
kSDMMC_R1StateReceiveData = 6U,
kSDMMC_R1StateProgram = 7U,
kSDMMC_R1StateDisconnect = 8U }

```

CURRENT_STATE filed in R1.

- enum {

```

kSDSPI_R1InIdleStateFlag = (1U << 0U),
kSDSPI_R1EraseResetFlag = (1U << 1U),
kSDSPI_R1IllegalCommandFlag = (1U << 2U),
kSDSPI_R1CommandCrcErrorFlag = (1U << 3U),
kSDSPI_R1EraseSequenceErrorFlag = (1U << 4U),
kSDSPI_R1AddressErrorFlag = (1U << 5U),
kSDSPI_R1ParameterErrorFlag = (1U << 6U) }

```

Error bit in SPI mode R1.

- enum {

```

kSDSPI_R2CardLockedFlag = (1U << 0U),
kSDSPI_R2WriteProtectEraseSkip = (1U << 1U),
kSDSPI_R2LockUnlockFailed = (1U << 1U),
kSDSPI_R2ErrorFlag = (1U << 2U),
kSDSPI_R2CardControllerErrorFlag = (1U << 3U),
kSDSPI_R2CardEccFailedFlag = (1U << 4U),
kSDSPI_R2WriteProtectViolationFlag = (1U << 5U),
kSDSPI_R2EraseParameterErrorFlag = (1U << 6U),
kSDSPI_R2OutOfRangeFlag = (1U << 7U),
kSDSPI_R2CsdOverwriteFlag = (1U << 7U) }

```

Error bit in SPI mode R2.

- enum {

```

kSDSPI_DataErrorTokenError = (1U << 0U),
kSDSPI_DataErrorTokenCardControllerError = (1U << 1U),
kSDSPI_DataErrorTokenCardEccFailed = (1U << 2U),
kSDSPI_DataErrorTokenOutOfRange = (1U << 3U) }

```

Data Error Token mask bit.

- enum `_sdspi_data_token` {

```

kSDSPI_DataTokenBlockRead = 0xFEU,
kSDSPI_DataTokenSingleBlockWrite = 0xFEU,
kSDSPI_DataTokenMultipleBlockWrite = 0xFCU,
kSDSPI_DataTokenStopTransfer = 0xFDU }

```

Data Token.

- enum `_sdspi_data_response_token` {

```

kSDSPI_DataResponseTokenAccepted = 0x05U,
kSDSPI_DataResponseTokenCrcError = 0x0BU,

```

- ```
kSDSPI_DataResponseTokenWriteError = 0x0DU }
```
- Data Response Token.*
- enum `_sd_command` {
 

```
kSD_SendRelativeAddress = 3U,
kSD_Switch = 6U,
kSD_SendInterfaceCondition = 8U,
kSD_VoltageSwitch = 11U,
kSD_SpeedClassControl = 20U,
kSD_EraseWriteBlockStart = 32U,
kSD_EraseWriteBlockEnd = 33U,
kSD_SendTuningBlock = 19U }
```
  - enum `_sdspi_command` { `kSDSPI_CommandCrc = 59U` }
 

*SDSPI individual commands.*
  - enum `_sd_application_command` {
 

```
kSD_ApplicationSetBusWidth = 6U,
kSD_ApplicationStatus = 13U,
kSD_ApplicationSendNumberWriteBlocks = 22U,
kSD_ApplicationSetWriteBlockEraseCount = 23U,
kSD_ApplicationSendOperationCondition = 41U,
kSD_ApplicationSetClearCardDetect = 42U,
kSD_ApplicationSendScr = 51U }
```

*SD card individual application commands.*
  - enum {
 

```
kSDMMC_CommandClassBasic = (1U << 0U),
kSDMMC_CommandClassBlockRead = (1U << 2U),
kSDMMC_CommandClassBlockWrite = (1U << 4U),
kSDMMC_CommandClassErase = (1U << 5U),
kSDMMC_CommandClassWriteProtect = (1U << 6U),
kSDMMC_CommandClassLockCard = (1U << 7U),
kSDMMC_CommandClassApplicationSpecific = (1U << 8U),
kSDMMC_CommandClassInputOutputMode = (1U << 9U),
kSDMMC_CommandClassSwitch = (1U << 10U) }
```

*SD card command class.*
  - enum {

```

kSD_OcrPowerUpBusyFlag = 31,
kSD_OcrHostCapacitySupportFlag = 30,
kSD_OcrCardCapacitySupportFlag = kSD_OcrHostCapacitySupportFlag,
kSD_OcrSwitch18RequestFlag = 24,
kSD_OcrSwitch18AcceptFlag = kSD_OcrSwitch18RequestFlag,
kSD_OcrVdd27_28Flag = 15,
kSD_OcrVdd28_29Flag = 16,
kSD_OcrVdd29_30Flag = 17,
kSD_OcrVdd30_31Flag = 18,
kSD_OcrVdd31_32Flag = 19,
kSD_OcrVdd32_33Flag = 20,
kSD_OcrVdd33_34Flag = 21,
kSD_OcrVdd34_35Flag = 22,
kSD_OcrVdd35_36Flag = 23 }

```

*OCR register in SD card.*

- enum {
 

```

kSD_SpecificationVersion1_0 = (1U << 0U),
kSD_SpecificationVersion1_1 = (1U << 1U),
kSD_SpecificationVersion2_0 = (1U << 2U),
kSD_SpecificationVersion3_0 = (1U << 3U) }

```

*SD card specification version number.*

- enum `_sd_switch_mode` {
 

```

kSD_SwitchCheck = 0U,
kSD_SwitchSet = 1U }

```

*SD card switch mode.*

- enum {
 

```

kSD_CsdReadBlockPartialFlag = (1U << 0U),
kSD_CsdWriteBlockMisalignFlag = (1U << 1U),
kSD_CsdReadBlockMisalignFlag = (1U << 2U),
kSD_CsdDsrImplementedFlag = (1U << 3U),
kSD_CsdEraseBlockEnabledFlag = (1U << 4U),
kSD_CsdWriteProtectGroupEnabledFlag = (1U << 5U),
kSD_CsdWriteBlockPartialFlag = (1U << 6U),
kSD_CsdFileFormatGroupFlag = (1U << 7U),
kSD_CsdCopyFlag = (1U << 8U),
kSD_CsdPermanentWriteProtectFlag = (1U << 9U),
kSD_CsdTemporaryWriteProtectFlag = (1U << 10U) }

```

*SD card CSD register flags.*

- enum {
 

```

kSD_ScrDataStatusAfterErase = (1U << 0U),
kSD_ScrSdSpecification3 = (1U << 1U) }

```

*SD card SCR register flags.*

- enum {

- ```

kSD_FunctionSDR12Default = 0U,
kSD_FunctionSDR25HighSpeed = 1U,
kSD_FunctionSDR50 = 2U,
kSD_FunctionSDR104 = 3U,
kSD_FunctionDDR50 = 4U }

```
- SD timing function number.*
- enum {

```

kSD_GroupTimingMode = 0U,
kSD_GroupCommandSystem = 1U,
kSD_GroupDriverStrength = 2U,
kSD_GroupCurrentLimit = 3U }

```

SD group number.
 - enum `_sd_timing_mode` {

```

kSD_TimingSDR12DefaultMode = 0U,
kSD_TimingSDR25HighSpeedMode = 1U,
kSD_TimingSDR50Mode = 2U,
kSD_TimingSDR104Mode = 3U,
kSD_TimingDDR50Mode = 4U }

```

SD card timing mode flags.
 - enum `_sd_driver_strength` {

```

kSD_DriverStrengthTypeB = 0U,
kSD_DriverStrengthTypeA = 1U,
kSD_DriverStrengthTypeC = 2U,
kSD_DriverStrengthTypeD = 3U }

```

SD card driver strength.
 - enum `_sd_max_current` {

```

kSD_CurrentLimit200MA = 0U,
kSD_CurrentLimit400MA = 1U,
kSD_CurrentLimit600MA = 2U,
kSD_CurrentLimit800MA = 3U }

```

SD card current limit.
 - enum `_sdmmc_command` {

```
kSDMMC_GoIdleState = 0U,  
kSDMMC_AllSendCid = 2U,  
kSDMMC_SetDsr = 4U,  
kSDMMC_SelectCard = 7U,  
kSDMMC_SendCsd = 9U,  
kSDMMC_SendCid = 10U,  
kSDMMC_StopTransmission = 12U,  
kSDMMC_SendStatus = 13U,  
kSDMMC_GoInactiveState = 15U,  
kSDMMC_SetBlockLength = 16U,  
kSDMMC_ReadSingleBlock = 17U,  
kSDMMC_ReadMultipleBlock = 18U,  
kSDMMC_SetBlockCount = 23U,  
kSDMMC_WriteSingleBlock = 24U,  
kSDMMC_WriteMultipleBlock = 25U,  
kSDMMC_ProgramCsd = 27U,  
kSDMMC_SetWriteProtect = 28U,  
kSDMMC_ClearWriteProtect = 29U,  
kSDMMC_SendWriteProtect = 30U,  
kSDMMC_Erase = 38U,  
kSDMMC_LockUnlock = 42U,  
kSDMMC_ApplicationCommand = 55U,  
kSDMMC_GeneralCommand = 56U,  
kSDMMC_ReadOcr = 58U }
```

SD/MMC card common commands.

- enum {

- ```

kSDIO_RegCCCRSdioVer = 0x00U,
kSDIO_RegSDVersion = 0x01U,
kSDIO_RegIOEnable = 0x02U,
kSDIO_RegIOReady = 0x03U,
kSDIO_RegIOIntEnable = 0x04U,
kSDIO_RegIOIntPending = 0x05U,
kSDIO_RegIOAbort = 0x06U,
kSDIO_RegBusInterface = 0x07U,
kSDIO_RegCardCapability = 0x08U,
kSDIO_RegCommonCISPointer = 0x09U,
kSDIO_RegBusSuspend = 0x0C,
kSDIO_RegFunctionSelect = 0x0DU,
kSDIO_RegExecutionFlag = 0x0EU,
kSDIO_RegReadyFlag = 0x0FU,
kSDIO_RegFN0BlockSizeLow = 0x10U,
kSDIO_RegFN0BlockSizeHigh = 0x11U,
kSDIO_RegPowerControl = 0x12U,
kSDIO_RegBusSpeed = 0x13U,
kSDIO_RegUHSITimingSupport = 0x14U,
kSDIO_RegDriverStrength = 0x15U,
kSDIO_RegInterruptExtension = 0x16U }

```
- sdio card cccr register addr*

    - enum `_sdio_command` {

```

kSDIO_SendRelativeAddress = 3U,
kSDIO_SendOperationCondition = 5U,
kSDIO_SendInterfaceCondition = 8U,
kSDIO_RWIODirect = 52U,
kSDIO_RWIOExtended = 53U }

```

*sdio card individual commands*

      - enum `_sdio_func_num` {

```

kSDIO_FunctionNum0,
kSDIO_FunctionNum1,
kSDIO_FunctionNum2,
kSDIO_FunctionNum3,
kSDIO_FunctionNum4,
kSDIO_FunctionNum5,
kSDIO_FunctionNum6,
kSDIO_FunctionNum7,
kSDIO_FunctionMemory }

```

*sdio card individual commands*

        - enum {

- ```

kSDIO_StatusCmdCRCError = 0x8000U,
kSDIO_StatusIllegalCmd = 0x4000U,
kSDIO_StatusR6Error = 0x2000U,
kSDIO_StatusError = 0x0800U,
kSDIO_StatusFunctionNumError = 0x0200U,
kSDIO_StatusOutOfRange = 0x0100U }
    sdio command response flag
• enum {
kSDIO_OcrPowerUpBusyFlag = 31,
kSDIO_OcrIONumber = 28,
kSDIO_OcrMemPresent = 27,
kSDIO_OcrVdd20_21Flag = 8,
kSDIO_OcrVdd21_22Flag = 9,
kSDIO_OcrVdd22_23Flag = 10,
kSDIO_OcrVdd23_24Flag = 11,
kSDIO_OcrVdd24_25Flag = 12,
kSDIO_OcrVdd25_26Flag = 13,
kSDIO_OcrVdd26_27Flag = 14,
kSDIO_OcrVdd27_28Flag = 15,
kSDIO_OcrVdd28_29Flag = 16,
kSDIO_OcrVdd29_30Flag = 17,
kSDIO_OcrVdd30_31Flag = 18,
kSDIO_OcrVdd31_32Flag = 19,
kSDIO_OcrVdd32_33Flag = 20,
kSDIO_OcrVdd33_34Flag = 21,
kSDIO_OcrVdd34_35Flag = 22,
kSDIO_OcrVdd35_36Flag = 23 }
    sdio operation condition flag
• enum {
kSDIO_CCCRSupportDirectCmdDuringDataTrans = (1UL << 0U),
kSDIO_CCCRSupportMultiBlock = (1UL << 1U),
kSDIO_CCCRSupportReadWait = (1UL << 2U),
kSDIO_CCCRSupportSuspendResume = (1UL << 3U),
kSDIO_CCCRSupportIntDuring4BitDataTrans = (1UL << 4U),
kSDIO_CCCRSupportLowSpeed1Bit = (1UL << 6U),
kSDIO_CCCRSupportLowSpeed4Bit = (1UL << 7U),
kSDIO_CCCRSupportMasterPowerControl = (1UL << 8U),
kSDIO_CCCRSupportHighSpeed = (1UL << 9U),
kSDIO_CCCRSupportContinuousSPIInt = (1UL << 10U) }
    sdio capability flag
• enum {
kSDIO_FBRSupportCSA = (1U << 0U),
kSDIO_FBRSupportPowerSelection = (1U << 1U) }
    sdio fbr flag
• enum _sdio_bus_width {

```

- ```

kSDIO_DataBus1Bit = 0x00U,
kSDIO_DataBus4Bit = 0x02U,
kSDIO_DataBus8Bit = 0x03U }

```
- sdio bus width*
- enum `_mmc_command` {
 

```

kMMC_SendOperationCondition = 1U,
kMMC_SetRelativeAddress = 3U,
kMMC_SleepAwake = 5U,
kMMC_Switch = 6U,
kMMC_SendExtendedCsd = 8U,
kMMC_ReadDataUntilStop = 11U,
kMMC_BusTestRead = 14U,
kMMC_SendingBusTest = 19U,
kMMC_WriteDataUntilStop = 20U,
kMMC_SendTuningBlock = 21U,
kMMC_ProgramCid = 26U,
kMMC_EraseGroupStart = 35U,
kMMC_EraseGroupEnd = 36U,
kMMC_FastInputOutput = 39U,
kMMC_GoInterruptState = 40U }

```
  - enum `_mmc_classified_voltage` {
 

```

kMMC_ClassifiedVoltageHigh = 0U,
kMMC_ClassifiedVoltageDual = 1U }

```

*MMC card classified as voltage range.*
  - enum `_mmc_classified_density` { `kMMC_ClassifiedDensityWithin2GB = 0U` }
 

*MMC card classified as density level.*
  - enum `_mmc_access_mode` {
 

```

kMMC_AccessModeByte = 0U,
kMMC_AccessModeSector = 2U }

```

*MMC card access mode(Access mode in OCR).*
  - enum `_mmc_voltage_window` {
 

```

kMMC_VoltageWindowNone = 0U,
kMMC_VoltageWindow120 = 0x01U,
kMMC_VoltageWindow170to195 = 0x02U,
kMMC_VoltageWindows270to360 = 0x1FFU }

```

*MMC card voltage window(VDD voltage window in OCR).*
  - enum `_mmc_csd_structure_version` {
 

```

kMMC_CsdStrucureVersion10 = 0U,
kMMC_CsdStrucureVersion11 = 1U,
kMMC_CsdStrucureVersion12 = 2U,
kMMC_CsdStrucureVersionInExtcsd = 3U }

```

*CSD structure version(CSD\_STRUCTURE in CSD).*
  - enum `_mmc_specification_version` {

- kMMC\_SpecificationVersion0 = 0U,
- kMMC\_SpecificationVersion1 = 1U,
- kMMC\_SpecificationVersion2 = 2U,
- kMMC\_SpecificationVersion3 = 3U,
- kMMC\_SpecificationVersion4 = 4U }
- MMC card specification version(SPEC\_VERS in CSD).*
- enum {
  - kMMC\_ExtendedCsdRevision10 = 0U,
  - kMMC\_ExtendedCsdRevision11 = 1U,
  - kMMC\_ExtendedCsdRevision12 = 2U,
  - kMMC\_ExtendedCsdRevision13 = 3U,
  - kMMC\_ExtendedCsdRevision14 = 4U,
  - kMMC\_ExtendedCsdRevision15 = 5U,
  - kMMC\_ExtendedCsdRevision16 = 6U,
  - kMMC\_ExtendedCsdRevision17 = 7U }
  - MMC card Extended CSD fix version(EXT\_CSD\_REV in Extended CSD)*
- enum \_mmc\_command\_set {
  - kMMC\_CommandSetStandard = 0U,
  - kMMC\_CommandSet1 = 1U,
  - kMMC\_CommandSet2 = 2U,
  - kMMC\_CommandSet3 = 3U,
  - kMMC\_CommandSet4 = 4U }
  - MMC card command set(COMMAND\_SET in Extended CSD)*
- enum {
  - kMMC\_SupportAlternateBoot = 1U,
  - kMMC\_SupportDDRBoot = 2U,
  - kMMC\_SupportHighSpeedBoot = 4U }
  - boot support(BOOT\_INFO in Extended CSD)*
- enum \_mmc\_high\_speed\_timing {
  - kMMC\_HighSpeedTimingNone = 0U,
  - kMMC\_HighSpeedTiming = 1U,
  - kMMC\_HighSpeed200Timing = 2U,
  - kMMC\_HighSpeed400Timing = 3U,
  - kMMC\_EnhanceHighSpeed400Timing = 4U }
  - MMC card high-speed timing(HS\_TIMING in Extended CSD)*
- enum \_mmc\_data\_bus\_width {
  - kMMC\_DataBusWidth1bit = 0U,
  - kMMC\_DataBusWidth4bit = 1U,
  - kMMC\_DataBusWidth8bit = 2U,
  - kMMC\_DataBusWidth4bitDDR = 5U,
  - kMMC\_DataBusWidth8bitDDR = 6U,
  - kMMC\_DataBusWidth8bitDDRSTROBE = 0x86U }
  - MMC card data bus width(BUS\_WIDTH in Extended CSD)*
- enum \_mmc\_boot\_partition\_enable {

```

kMMC_BootPartitionEnableNot = 0U,
kMMC_BootPartitionEnablePartition1 = 1U,
kMMC_BootPartitionEnablePartition2 = 2U,
kMMC_BootPartitionEnableUserAera = 7U }

```

*MMC card boot partition enabled(BOOT\_PARTITION\_ENABLE in Extended CSD)*

- enum `_mmc_boot_timing_mode` {

```

kMMC_BootModeSDRWithDefaultTiming = 0U,
kMMC_BootModeSDRWithHighSpeedTiming = 1U,
kMMC_BootModeDDRTiming = 2U }

```

*boot mode configuration Note: HS200 & HS400 is not support during BOOT operation.*

- enum `_mmc_boot_partition_wp` {

```

kMMC_BootPartitionWPDisable = 0x50U,
kMMC_BootPartitionPwrWPToBothPartition,
kMMC_BootPartitionPermWPToBothPartition = 0x04U,
kMMC_BootPartitionPwrWPToPartition1 = (1U << 7U) | 1U,
kMMC_BootPartitionPwrWPToPartition2 = (1U << 7U) | 3U,
kMMC_BootPartitionPermWPToPartition1,
kMMC_BootPartitionPermWPToPartition2,
kMMC_BootPartitionPermWPToPartition1PwrWPToPartition2,
kMMC_BootPartitionPermWPToPartition2PwrWPToPartition1 }

```

*MMC card boot partition write protect configurations All the bits in BOOT\_WP register, except the two R/W bits B\_PERM\_WP\_DIS and B\_PERM\_WP\_EN, shall only be written once per power cycle. The protection mdde intended for both boot areas will be set with a single write.*

- enum {

```

kMMC_BootPartitionNotProtected = 0U,
kMMC_BootPartitionPwrProtected = 1U,
kMMC_BootPartitionPermProtected = 2U }

```

*MMC card boot partition write protect status.*

- enum `_mmc_access_partition` {

```

kMMC_AccessPartitionUserAera = 0U,
kMMC_AccessPartitionBoot1 = 1U,
kMMC_AccessPartitionBoot2 = 2U,
kMMC_AccessRPMB = 3U,
kMMC_AccessGeneralPurposePartition1 = 4U,
kMMC_AccessGeneralPurposePartition2 = 5U,
kMMC_AccessGeneralPurposePartition3 = 6U,
kMMC_AccessGeneralPurposePartition4 = 7U }

```

*MMC card partition to be accessed(BOOT\_PARTITION\_ACCESS in Extended CSD)*

- enum {

```

kMMC_CsdReadBlockPartialFlag = (1U << 0U),
kMMC_CsdWriteBlockMisalignFlag = (1U << 1U),
kMMC_CsdReadBlockMisalignFlag = (1U << 2U),
kMMC_CsdDsrImplementedFlag = (1U << 3U),
kMMC_CsdWriteProtectGroupEnabledFlag = (1U << 4U),
kMMC_CsdWriteBlockPartialFlag = (1U << 5U),
kMMC_ContentProtectApplicationFlag = (1U << 6U),
kMMC_CsdFileFormatGroupFlag = (1U << 7U),
kMMC_CsdCopyFlag = (1U << 8U),
kMMC_CsdPermanentWriteProtectFlag = (1U << 9U),
kMMC_CsdTemporaryWriteProtectFlag = (1U << 10U) }

```

*MMC card CSD register flags.*

- enum `_mmc_extended_csd_access_mode` {
 

```

kMMC_ExtendedCsdAccessModeCommandSet = 0U,
kMMC_ExtendedCsdAccessModeSetBits = 1U,
kMMC_ExtendedCsdAccessModeClearBits = 2U,
kMMC_ExtendedCsdAccessModeWriteBits = 3U }

```

*Extended CSD register access mode(Access mode in CMD6).*

- enum `_mmc_extended_csd_index` {
 

```

kMMC_ExtendedCsdIndexFlushCache = 32U,
kMMC_ExtendedCsdIndexCacheControl = 33U,
kMMC_ExtendedCsdIndexBootPartitionWP = 173U,
kMMC_ExtendedCsdIndexEraseGroupDefinition = 175U,
kMMC_ExtendedCsdIndexBootBusConditions = 177U,
kMMC_ExtendedCsdIndexBootConfigWP = 178U,
kMMC_ExtendedCsdIndexPartitionConfig = 179U,
kMMC_ExtendedCsdIndexBusWidth = 183U,
kMMC_ExtendedCsdIndexHighSpeedTiming = 185U,
kMMC_ExtendedCsdIndexPowerClass = 187U,
kMMC_ExtendedCsdIndexCommandSet = 191U }

```

*EXT CSD byte index.*

- enum {
 

```

kMMC_DriverStrength0 = 0U,
kMMC_DriverStrength1 = 1U,
kMMC_DriverStrength2 = 2U,
kMMC_DriverStrength3 = 3U,
kMMC_DriverStrength4 = 4U }

```

*mmc driver strength*

- enum `_mmc_extended_csd_flags` {
 

```

kMMC_ExtCsdExtPartitionSupport = (1 << 0U),
kMMC_ExtCsdEnhancePartitionSupport = (1 << 1U),
kMMC_ExtCsdPartitioningSupport = (1 << 2U),
kMMC_ExtCsdPrgCIDCSDInDDRModesSupport = (1 << 3U),
kMMC_ExtCsdBKOpsSupport = (1 << 4U),
kMMC_ExtCsdDataTagSupport = (1 << 5U),
kMMC_ExtCsdModeOperationCodeSupport = (1 << 6U) }

```

- mmc extended csd flags*
- enum `_mmc_boot_mode` {  
`kMMC_BootModeNormal` = 0U,  
`kMMC_BootModeAlternative` = 1U }  
*MMC card boot mode.*

## common function

### tuning pattern

- `status_t SDMMC_SelectCard` (`sdmmchost_t *host`, `uint32_t relativeAddress`, `bool isSelected`)  
*Selects the card to put it into transfer state.*
- `status_t SDMMC_SendApplicationCommand` (`sdmmchost_t *host`, `uint32_t relativeAddress`)  
*Sends an application command.*
- `status_t SDMMC_SetBlockCount` (`sdmmchost_t *host`, `uint32_t blockCount`)  
*Sets the block count.*
- `status_t SDMMC_GoIdle` (`sdmmchost_t *host`)  
*Sets the card to be idle state.*
- `status_t SDMMC_SetBlockSize` (`sdmmchost_t *host`, `uint32_t blockSize`)  
*Sets data block size.*
- `status_t SDMMC_SetCardInactive` (`sdmmchost_t *host`)  
*Sets card to inactive status.*

## 44.7.2 Data Structure Documentation

### 44.7.2.1 struct `_sd_detect_card`

#### Data Fields

- `sd_detect_card_type_t` type  
*card detect type*
- `uint32_t cdDebounce_ms`  
*card detect debounce delay ms*
- `sd_cd_t` callback  
*card inserted callback which is meaningful for interrupt case*
- `sd_cd_status_t` `cardDetected`  
*used to check sd cd status when card detect through GPIO*
- `sd_dat3_pull_t` `dat3PullFunc`  
*function pointer of DATA3 pull up/down*
- `void *` `userData`  
*user data*

### 44.7.2.2 struct `_sd_io_voltage`

#### Data Fields

- `sd_io_voltage_ctrl_type_t` type

- *io voltage switch type*
- `sd_io_voltage_func_t func`  
*io voltage switch function*

#### 44.7.2.3 struct \_sd\_usr\_param

##### Data Fields

- `sd_pwr_t pwr`  
*power control configuration pointer*
- `uint32_t powerOnDelayMS`  
*power on delay time*
- `uint32_t powerOffDelayMS`  
*power off delay time*
- `sd_io_strength_t ioStrength`  
*swith sd io strength*
- `sd_io_voltage_t * ioVoltage`  
*switch io voltage*
- `sd_detect_card_t * cd`  
*card detect*
- `uint32_t maxFreq`  
*board support maximum frequency*
- `uint32_t capability`  
*board capability flag*

#### 44.7.2.4 struct \_sdio\_card\_int

##### Data Fields

- `void * userData`  
*user data*
- `sdio_int_t cardInterrupt`  
*card int call back*

#### 44.7.2.5 struct \_sdio\_usr\_param

##### Data Fields

- `sd_pwr_t pwr`  
*power control configuration pointer*
- `uint32_t powerOnDelayMS`  
*power on delay time*
- `uint32_t powerOffDelayMS`  
*power off delay time*
- `sd_io_strength_t ioStrength`  
*swith sd io strength*
- `sd_io_voltage_t * ioVoltage`  
*switch io voltage*



- `sd_detect_card_t * cd`  
*card detect*
- `sdio_card_int_t * sdioInt`  
*card int*
- `uint32_t maxFreq`  
*board support maximum frequency*
- `uint32_t capability`  
*board capability flag*

#### 44.7.2.6 struct \_sdio\_fbr

##### Data Fields

- `uint8_t flags`  
*current io flags*
- `uint8_t ioStdFunctionCode`  
*current io standard function code*
- `uint8_t ioExtFunctionCode`  
*current io extended function code*
- `uint32_t ioPointerToCIS`  
*current io pointer to CIS*
- `uint32_t ioPointerToCSA`  
*current io pointer to CSA*
- `uint16_t ioBlockSize`  
*current io block size*

#### 44.7.2.7 struct \_sdio\_common\_cis

##### Data Fields

- `uint16_t mID`  
*manufacturer code*
- `uint16_t mInfo`  
*manufacturer information*
- `uint8_t funcID`  
*function ID*
- `uint16_t fn0MaxBlkSize`  
*function 0 max block size*
- `uint8_t maxTransSpeed`  
*max data transfer speed for all function*

#### 44.7.2.8 struct \_sdio\_func\_cis

##### Data Fields

- `uint8_t funcID`  
*function ID*
- `uint8_t funcInfo`

- *function info*
- uint8\_t **ioVersion**  
*level of application specification this io support*
- uint32\_t **cardPSN**  
*product serial number*
- uint32\_t **ioCSASize**  
*available CSA size for io*
- uint8\_t **ioCSAProperty**  
*CSA property.*
- uint16\_t **ioMaxBlockSize**  
*io max transfer data size*
- uint32\_t **ioOCR**  
*io ioeration condition*
- uint8\_t **ioOPMinPwr**  
*min current in operation mode*
- uint8\_t **ioOPAvgPwr**  
*average current in operation mode*
- uint8\_t **ioOPMaxPwr**  
*max current in operation mode*
- uint8\_t **ioSBMinPwr**  
*min current in standby mode*
- uint8\_t **ioSBAvgPwr**  
*average current in standby mode*
- uint8\_t **ioSBMaxPwr**  
*max current in standby mode*
- uint16\_t **ioMinBandWidth**  
*io min transfer bandwidth*
- uint16\_t **ioOptimumBandWidth**  
*io optimum transfer bandwidth*
- uint16\_t **ioReadyTimeout**  
*timeout value from enalbe to ready*
- uint16\_t **ioHighCurrentAvgCurrent**  
*the average peak current (mA)  
when IO operating in high current mode*
- uint16\_t **ioHighCurrentMaxCurrent**  
*the max peak current (mA)  
when IO operating in high current mode*
- uint16\_t **ioLowCurrentAvgCurrent**  
*the average peak current (mA)  
when IO operating in lower current mode*
- uint16\_t **ioLowCurrentMaxCurrent**  
*the max peak current (mA)  
when IO operating in lower current mode*

#### 44.7.2.9 struct **\_sd\_status**

##### Data Fields

- uint8\_t **busWidth**  
*current buswidth*

- uint8\_t `secureMode`  
*secured mode*
- uint16\_t `cardType`  
*sdcard type*
- uint32\_t `protectedSize`  
*size of protected area*
- uint8\_t `speedClass`  
*speed class of card*
- uint8\_t `performanceMove`  
*Performance of move indicated by 1[MB/S]step.*
- uint8\_t `auSize`  
*size of AU*
- uint16\_t `eraseSize`  
*number of AUs to be erased at a time*
- uint8\_t `eraseTimeout`  
*timeout value for erasing areas specified by UNIT OF ERASE AU*
- uint8\_t `eraseOffset`  
*fixed offset value added to erase time*
- uint8\_t `uhsSpeedGrade`  
*speed grade for UHS mode*
- uint8\_t `uhsAuSize`  
*size of AU for UHS mode*

#### 44.7.2.10 struct `_sd_cid`

##### Data Fields

- uint8\_t `manufacturerID`  
*Manufacturer ID [127:120].*
- uint16\_t `applicationID`  
*OEM/Application ID [119:104].*
- uint8\_t `productName` [`SD_PRODUCT_NAME_BYTES`]  
*Product name [103:64].*
- uint8\_t `productVersion`  
*Product revision [63:56].*
- uint32\_t `productSerialNumber`  
*Product serial number [55:24].*
- uint16\_t `manufacturerData`  
*Manufacturing date [19:8].*

#### 44.7.2.11 struct `_sd_csd`

##### Data Fields

- uint8\_t `csdStructure`  
*CSD structure [127:126].*
- uint8\_t `dataReadAccessTime1`  
*Data read access-time-1 [119:112].*
- uint8\_t `dataReadAccessTime2`

- *Data read access-time-2 in clock cycles (NSAC\*100) [111:104].*
- `uint8_t transferSpeed`  
*Maximum data transfer rate [103:96].*
- `uint16_t cardCommandClass`  
*Card command classes [95:84].*
- `uint8_t readBlockLength`  
*Maximum read data block length [83:80].*
- `uint16_t flags`  
*Flags in `_sd_csd_flag`.*
- `uint32_t deviceSize`  
*Device size [73:62].*
- `uint8_t readCurrentVddMin`  
*Maximum read current at VDD min [61:59].*
- `uint8_t readCurrentVddMax`  
*Maximum read current at VDD max [58:56].*
- `uint8_t writeCurrentVddMin`  
*Maximum write current at VDD min [55:53].*
- `uint8_t writeCurrentVddMax`  
*Maximum write current at VDD max [52:50].*
- `uint8_t deviceSizeMultiplier`  
*Device size multiplier [49:47].*
- `uint8_t eraseSectorSize`  
*Erase sector size [45:39].*
- `uint8_t writeProtectGroupSize`  
*Write protect group size [38:32].*
- `uint8_t writeSpeedFactor`  
*Write speed factor [28:26].*
- `uint8_t writeBlockLength`  
*Maximum write data block length [25:22].*
- `uint8_t fileFormat`  
*File format [11:10].*

#### 44.7.2.12 struct `_sd_scr`

##### Data Fields

- `uint8_t scrStructure`  
*SCR Structure [63:60].*
- `uint8_t sdSpecification`  
*SD memory card specification version [59:56].*
- `uint16_t flags`  
*SCR flags in `_sd_scr_flag`.*
- `uint8_t sdSecurity`  
*Security specification supported [54:52].*
- `uint8_t sdBusWidths`  
*Data bus widths supported [51:48].*
- `uint8_t extendedSecurity`  
*Extended security support [46:43].*
- `uint8_t commandSupport`  
*Command support bits [33:32] 33-support CMD23, 32-support cmd20.*

- uint32\_t `reservedForManufacturer`  
*reserved for manufacturer usage [31:0]*

#### 44.7.2.13 struct `_mmc_cid`

##### Data Fields

- uint8\_t `manufacturerID`  
*Manufacturer ID.*
- uint16\_t `applicationID`  
*OEM/Application ID.*
- uint8\_t `productName` [MMC\_PRODUCT\_NAME\_BYTES]  
*Product name.*
- uint8\_t `productVersion`  
*Product revision.*
- uint32\_t `productSerialNumber`  
*Product serial number.*
- uint8\_t `manufacturerData`  
*Manufacturing date.*

#### 44.7.2.14 struct `_mmc_csd`

##### Data Fields

- uint8\_t `csdStructureVersion`  
*CSD structure [127:126].*
- uint8\_t `systemSpecificationVersion`  
*System specification version [125:122].*
- uint8\_t `dataReadAccessTime1`  
*Data read access-time 1 [119:112].*
- uint8\_t `dataReadAccessTime2`  
*Data read access-time 2 in CLOCK cycles (NSAC\*100) [111:104].*
- uint8\_t `transferSpeed`  
*Max.*
- uint16\_t `cardCommandClass`  
*card command classes [95:84]*
- uint8\_t `readBlockLength`  
*Max.*
- uint16\_t `flags`  
*Contain flags in `_mmc_csd_flag`.*
- uint16\_t `deviceSize`  
*Device size [73:62].*
- uint8\_t `readCurrentVddMin`  
*Max.*
- uint8\_t `readCurrentVddMax`  
*Max.*
- uint8\_t `writeCurrentVddMin`  
*Max.*
- uint8\_t `writeCurrentVddMax`

- *Max.*  
• uint8\_t [deviceSizeMultiplier](#)  
*Device size multiplier [49:47].*
- uint8\_t [eraseGroupSize](#)  
*Erase group size [46:42].*
- uint8\_t [eraseGroupSizeMultiplier](#)  
*Erase group size multiplier [41:37].*
- uint8\_t [writeProtectGroupSize](#)  
*Write protect group size [36:32].*
- uint8\_t [defaultEcc](#)  
*Manufacturer default ECC [30:29].*
- uint8\_t [writeSpeedFactor](#)  
*Write speed factor [28:26].*
- uint8\_t [maxWriteBlockLength](#)  
*Max.*
- uint8\_t [fileFormat](#)  
*File format [11:10].*
- uint8\_t [eccCode](#)  
*ECC code [9:8].*

### Field Documentation

#### (1) uint8\_t \_mmc\_csd::transferSpeed

bus clock frequency [103:96]

#### (2) uint8\_t \_mmc\_csd::readBlockLength

read data block length [83:80]

#### (3) uint8\_t \_mmc\_csd::readCurrentVddMin

read current @ VDD min [61:59]

#### (4) uint8\_t \_mmc\_csd::readCurrentVddMax

read current @ VDD max [58:56]

#### (5) uint8\_t \_mmc\_csd::writeCurrentVddMin

write current @ VDD min [55:53]

#### (6) uint8\_t \_mmc\_csd::writeCurrentVddMax

write current @ VDD max [52:50]

#### (7) uint8\_t \_mmc\_csd::maxWriteBlockLength

write data block length [25:22]

#### 44.7.2.15 struct \_mmc\_extended\_csd

##### Data Fields

- uint8\_t [cacheCtrl](#)  
*< secure removal type [16]*
- uint8\_t [partitionAttribute](#)  
*< power off notification [34]*
- uint8\_t [userWP](#)  
*< max enhance area size [159-157]*
- uint8\_t [bootPartitionWP](#)  
*boot write protect register [173]*
- uint8\_t [bootWPStatus](#)  
*boot write protect status register [174]*
- uint8\_t [highDensityEraseGroupDefinition](#)  
*High-density erase group definition [175].*
- uint8\_t [bootDataBusConditions](#)  
*Boot bus conditions [177].*
- uint8\_t [bootConfigProtect](#)  
*Boot config protection [178].*
- uint8\_t [partitionConfig](#)  
*Boot configuration [179].*
- uint8\_t [eraseMemoryContent](#)  
*Erased memory content [181].*
- uint8\_t [dataBusWidth](#)  
*Data bus width mode [183].*
- uint8\_t [highSpeedTiming](#)  
*High-speed interface timing [185].*
- uint8\_t [powerClass](#)  
*Power class [187].*
- uint8\_t [commandSetRevision](#)  
*Command set revision [189].*
- uint8\_t [commandSet](#)  
*Command set [191].*
- uint8\_t [extendedCsdVersion](#)  
*Extended CSD revision [192].*
- uint8\_t [csdStructureVersion](#)  
*CSD structure version [194].*
- uint8\_t [cardType](#)  
*Card Type [196].*
- uint8\_t [ioDriverStrength](#)  
*IO driver strength [197].*
- uint8\_t [partitionSwitchTimeout](#)  
*< out of interrupt busy timing [198]*
- uint8\_t [powerClass52MHz195V](#)  
*Power Class for 52MHz @ 1.95V [200].*
- uint8\_t [powerClass26MHz195V](#)  
*Power Class for 26MHz @ 1.95V [201].*
- uint8\_t [powerClass52MHz360V](#)  
*Power Class for 52MHz @ 3.6V [202].*
- uint8\_t [powerClass26MHz360V](#)

- *Power Class for 26MHz @ 3.6V [203].*
- uint8\_t **minimumReadPerformance4Bit26MHz**  
*Minimum Read Performance for 4bit at 26MHz [205].*
- uint8\_t **minimumWritePerformance4Bit26MHz**  
*Minimum Write Performance for 4bit at 26MHz [206].*
- uint8\_t **minimumReadPerformance8Bit26MHz4Bit52MHz**  
*Minimum read Performance for 8bit at 26MHz/4bit @52MHz [207].*
- uint8\_t **minimumWritePerformance8Bit26MHz4Bit52MHz**  
*Minimum Write Performance for 8bit at 26MHz/4bit @52MHz [208].*
- uint8\_t **minimumReadPerformance8Bit52MHz**  
*Minimum Read Performance for 8bit at 52MHz [209].*
- uint8\_t **minimumWritePerformance8Bit52MHz**  
*Minimum Write Performance for 8bit at 52MHz [210].*
- uint32\_t **sectorCount**  
*Sector Count [215:212].*
- uint8\_t **sleepAwakeTimeout**  
*< sleep notification timeout [216]*
- uint8\_t **sleepCurrentVCCQ**  
*< Production state awareness timeout [218]*
- uint8\_t **sleepCurrentVCC**  
*Sleep current (VCC) [220].*
- uint8\_t **highCapacityWriteProtectGroupSize**  
*High-capacity write protect group size [221].*
- uint8\_t **reliableWriteSectorCount**  
*Reliable write sector count [222].*
- uint8\_t **highCapacityEraseTimeout**  
*High-capacity erase timeout [223].*
- uint8\_t **highCapacityEraseUnitSize**  
*High-capacity erase unit size [224].*
- uint8\_t **accessSize**  
*Access size [225].*
- uint8\_t **minReadPerformance8bitAt52MHZDDR**  
*< secure trim multiplier[229]*
- uint8\_t **minWritePerformance8bitAt52MHZDDR**  
*Minimum write performance for 8bit at DDR 52MHZ[235].*
- uint8\_t **powerClass200MHZVCCQ130VVCC360V**  
*power class for 200MHZ, at VCCQ= 1.3V,VCC=3.6V[236]*
- uint8\_t **powerClass200MHZVCCQ195VVCC360V**  
*power class for 200MHZ, at VCCQ= 1.95V,VCC=3.6V[237]*
- uint8\_t **powerClass52MHZDDR195V**  
*power class for 52MHZ,DDR at Vcc 1.95V[238]*
- uint8\_t **powerClass52MHZDDR360V**  
*power class for 52MHZ,DDR at Vcc 3.6V[239]*
- uint32\_t **genericCMD6Timeout**  
*< 1st initialization time after partitioning[241]*
- uint32\_t **cacheSize**  
*cache size[252-249]*
- uint8\_t **powerClass200MHZDDR360V**  
*power class for 200MHZ, DDR at VCC=2.6V[253]*
- uint8\_t **extPartitionSupport**  
*< fw VERSION [261-254]*



- uint8\_t [supportedCommandSet](#)  
   < large unit size[495]

### Field Documentation

#### (1) uint8\_t \_mmc\_extended\_csd::cacheCtrl

- < product state awareness enablement[17]
- < max preload data size[21-18]
- < pre-load data size[25-22]
- < FFU status [26]
- < mode operation code[29]
- < mode config [30] control to turn on/off cache[33]

#### (2) uint8\_t \_mmc\_extended\_csd::partitionAttribute

- < packed cmd fail index [35]
- < packed cmd status[36]
- < context configuration[51-37]
- < extended partitions attribut[53-52]
- < exception events status[55-54]
- < exception events control[57-56]
- < number of group to be released[58]
- < class 6 command control[59]
- < 1st initiallization after disabling sector size emu[60]
- < sector size[61]
- < sector size emulation[62]
- < native sector size[63]
- < period wakeup [131]
- < package case temperature is controlled[132]
- < production state awareness[133]
- < enhanced user data start addr [139-136]
- < enhanced user data area size[142-140]
- < general purpose partition size[154-143] partition attribute [156]

#### (3) uint8\_t \_mmc\_extended\_csd::userWP

- < HPI management [161]

< write reliability parameter register[166]

< write reliability setting register[167]

< RPMB size multi [168]

< FW configuration[169] user write protect register[171]

**(4) uint8\_t\_mmc\_extended\_csd::partitionSwitchTimeout**

partition switch timing [199]

**(5) uint8\_t\_mmc\_extended\_csd::sleepAwakeTimeout**

Sleep/awake timeout [217]

**(6) uint8\_t\_mmc\_extended\_csd::sleepCurrentVCCQ**

Sleep current (VCCQ) [219]

**(7) uint8\_t\_mmc\_extended\_csd::minReadPerformance8bitAt52MHZDDR**

< secure erase multiplier[230]

< secure feature support[231]

< trim multiplier[232] Minimum read performance for 8bit at DDR 52MHZ[234]

**(8) uint32\_t\_mmc\_extended\_csd::genericCMD6Timeout**

< correct prg sectors number[245-242]

< background operations status[246]

< power off notification timeout[247] generic CMD6 timeout[248]

**(9) uint8\_t\_mmc\_extended\_csd::extPartitionSupport**

< device version[263-262]

< optimal trim size[264]

< optimal write size[265]

< optimal read size[266]

< pre EOL information[267]

< device life time estimation typeA[268]

< device life time estimation typeB[269]

< number of FW sectors correctly programmed[305-302]

< FFU argument[490-487]

< operation code timeout[491]

< support mode [493] extended partition attribute support[494]

#### (10) `uint8_t_mmc_extended_csd::supportedCommandSet`

< context management capability[496]

< tag resource size[497]

< tag unit size[498]

< max packed write cmd[500]

< max packed read cmd[501]

< HPI feature[503] Supported Command Sets [504]

#### 44.7.2.16 `struct_mmc_extended_csd_config`

##### Data Fields

- `mmc_command_set_t` `commandSet`  
*Command set.*
- `uint8_t` `ByteValue`  
*The value to set.*
- `uint8_t` `ByteIndex`  
*The byte index in Extended CSD(`mmc_extended_csd_index_t`)*
- `mmc_extended_csd_access_mode_t` `accessMode`  
*Access mode.*

#### 44.7.2.17 `struct_mmc_boot_config`

##### Data Fields

- `mmc_boot_mode_t` `bootMode`  
*mmc boot mode*
- `bool` `enableBootAck`  
*Enable boot ACK.*
- `mmc_boot_partition_enable_t` `bootPartition`  
*Boot partition.*
- `mmc_boot_timing_mode_t` `bootTimingMode`  
*boot mode*
- `mmc_data_bus_width_t` `bootDataBusWidth`  
*Boot data bus width.*
- `bool` `retainBootbusCondition`  
*If retain boot bus width and boot mode conditions.*
- `bool` `pwrBootConfigProtection`  
*Disable the change of boot configuration register bits from at this point until next power cycle or next H/W reset operation*
- `bool` `premBootConfigProtection`  
*Disable the change of boot configuration register bits permanently.*
- `mmc_boot_partition_wp_t` `bootPartitionWP`

*boot partition write protect configurations*



### 44.7.3 Macro Definition Documentation

44.7.3.1 `#define SDMMC_LOG( format, ... )`

44.7.3.2 `#define READ_MMC_TRANSFER_SPEED_FREQUENCY_UNIT( CSD )(((CSD).transferSpeed) & MMC_TRANSFER_SPEED_FREQUENCY_UNIT_MASK) >> MMC_TRANSFER_SPEED_FREQUENCY_UNIT_SHIFT)`

44.7.3.3 `#define READ_MMC_TRANSFER_SPEED_MULTIPLIER( CSD )(((CSD).transferSpeed) & MMC_TRANSFER_SPEED_MULTIPLIER_MASK) >> MMC_TRANSFER_SPEED_MULTIPLIER_SHIFT)`

44.7.3.4 `#define MMC_EXTENDED_CSD_BYTES (512U)`

44.7.3.5 `#define SD_PRODUCT_NAME_BYTES (5U)`

44.7.3.6 `#define MMC_PRODUCT_NAME_BYTES (6U)`

44.7.3.7 `#define MMC_SWITCH_COMMAND_SET_SHIFT (0U)`

44.7.3.8 `#define MMC_SWITCH_COMMAND_SET_MASK (0x00000007U)`

### 44.7.4 Typedef Documentation

44.7.4.1 `typedef enum _mmc_access_mode mmc_access_mode_t`

44.7.4.2 `typedef enum _mmc_voltage_window mmc_voltage_window_t`

44.7.4.3 `typedef enum _mmc_csd_structure_version mmc_csd_structure_version_t`

44.7.4.4 `typedef enum _mmc_specification_version mmc_specification_version_t`

44.7.4.5 `typedef enum _mmc_extended_csd_access_mode mmc_extended_csd_access_mode_t`

44.7.4.6 `typedef struct _mmc_cid mmc_cid_t`

44.7.4.7 `typedef struct _mmc_csd mmc_csd_t`

44.7.4.8 `typedef struct _mmc_extended_csd mmc_extended_csd_t`

44.7.4.9 `typedef struct _mmc_extended_csd_config mmc_extended_csd_config_t`

44.7.4.10 `typedef struct _mmc_boot_config mmc_boot_config_t`

### 44.7.5 Enumeration Type Documentation

44.7.5.1 anonymous enum

*kStatus\_SDMMC\_TransferFailed* Send command failed.  
*kStatus\_SDMMC\_SetCardBlockSizeFailed* Set block size failed.  
*kStatus\_SDMMC\_HostNotSupport* Host doesn't support.  
*kStatus\_SDMMC\_CardNotSupport* Card doesn't support.  
*kStatus\_SDMMC\_AllSendCidFailed* Send CID failed.  
*kStatus\_SDMMC\_SendRelativeAddressFailed* Send relative address failed.  
*kStatus\_SDMMC\_SendCsdFailed* Send CSD failed.  
*kStatus\_SDMMC\_SelectCardFailed* Select card failed.  
*kStatus\_SDMMC\_SendScrFailed* Send SCR failed.  
*kStatus\_SDMMC\_SetDataBusWidthFailed* Set bus width failed.  
*kStatus\_SDMMC\_GoIdleFailed* Go idle failed.  
*kStatus\_SDMMC\_HandShakeOperationConditionFailed* Send Operation Condition failed.  
*kStatus\_SDMMC\_SendApplicationCommandFailed* Send application command failed.  
*kStatus\_SDMMC\_SwitchFailed* Switch command failed.  
*kStatus\_SDMMC\_StopTransmissionFailed* Stop transmission failed.  
*kStatus\_SDMMC\_WaitWriteCompleteFailed* Wait write complete failed.  
*kStatus\_SDMMC\_SetBlockCountFailed* Set block count failed.  
*kStatus\_SDMMC\_SetRelativeAddressFailed* Set relative address failed.  
*kStatus\_SDMMC\_SwitchBusTimingFailed* Switch high speed failed.  
*kStatus\_SDMMC\_SendExtendedCsdFailed* Send EXT\_CSD failed.  
*kStatus\_SDMMC\_ConfigureBootFailed* Configure boot failed.  
*kStatus\_SDMMC\_ConfigureExtendedCsdFailed* Configure EXT\_CSD failed.  
*kStatus\_SDMMC\_EnableHighCapacityEraseFailed* Enable high capacity erase failed.  
*kStatus\_SDMMC\_SendTestPatternFailed* Send test pattern failed.  
*kStatus\_SDMMC\_ReceiveTestPatternFailed* Receive test pattern failed.  
*kStatus\_SDMMC\_SDIO\_ResponseError* sdio response error  
*kStatus\_SDMMC\_SDIO\_InvalidArgument* sdio invalid argument response error  
*kStatus\_SDMMC\_SDIO\_SendOperationConditionFail* sdio send operation condition fail  
*kStatus\_SDMMC\_InvalidVoltage* invalid voltage  
*kStatus\_SDMMC\_SDIO\_SwitchHighSpeedFail* switch to high speed fail  
*kStatus\_SDMMC\_SDIO\_ReadCISFail* read CIS fail  
*kStatus\_SDMMC\_SDIO\_InvalidCard* invalid SDIO card  
*kStatus\_SDMMC\_TuningFail* tuning fail  
*kStatus\_SDMMC\_SwitchVoltageFail* switch voltage fail  
*kStatus\_SDMMC\_SwitchVoltage18VFail33VSuccess* switch voltage fail  
*kStatus\_SDMMC\_ReTuningRequest* retuning request  
*kStatus\_SDMMC\_SetDriverStrengthFail* set driver strength fail  
*kStatus\_SDMMC\_SetPowerClassFail* set power class fail  
*kStatus\_SDMMC\_HostNotReady* host controller not ready  
*kStatus\_SDMMC\_CardDetectFailed* card detect failed  
*kStatus\_SDMMC\_AuSizeNotSetProperly* AU size not set properly.  
*kStatus\_SDMMC\_PollingCardIdleFailed* polling card idle status failed  
*kStatus\_SDMMC\_DeselectCardFailed* deselect card failed  
*kStatus\_SDMMC\_CardStatusIdle* card idle  
*kStatus\_SDMMC\_CardStatusBusy* card busy

*kStatus\_SDMMC\_CardInitFailed* card init failed

#### 44.7.5.2 anonymous enum

Enumerator

*kSDMMC\_SignalLineCmd* cmd line  
*kSDMMC\_SignalLineData0* data line  
*kSDMMC\_SignalLineData1* data line  
*kSDMMC\_SignalLineData2* data line  
*kSDMMC\_SignalLineData3* data line  
*kSDMMC\_SignalLineData4* data line  
*kSDMMC\_SignalLineData5* data line  
*kSDMMC\_SignalLineData6* data line  
*kSDMMC\_SignalLineData7* data line

#### 44.7.5.3 enum \_sdmmc\_operation\_voltage

Enumerator

*kSDMMC\_OperationVoltageNone* indicate current voltage setting is not setting by suser  
*kSDMMC\_OperationVoltage330V* card operation voltage around 3.3v  
*kSDMMC\_OperationVoltage300V* card operation voltage around 3.0v  
*kSDMMC\_OperationVoltage180V* card operation voltage around 1.8v

#### 44.7.5.4 anonymous enum

Enumerator

*kSDMMC\_BusWidth1Bit* card bus 1 width  
*kSDMMC\_BusWidth4Bit* card bus 4 width  
*kSDMMC\_BusWidth8Bit* card bus 8 width

#### 44.7.5.5 anonymous enum

Enumerator

*kSDMMC\_Support8BitWidth* 8 bit data width capability

#### 44.7.5.6 anonymous enum

Enumerator

*kSDMMC\_DataPacketFormatLSBFirst* usual data packet format LSB first, MSB last  
*kSDMMC\_DataPacketFormatMSBFirst* Wide width data packet format MSB first, LSB last.



**44.7.5.7 enum \_sd\_detect\_card\_type**

Enumerator

*kSD\_DetectCardByGpioCD* sd card detect by CD pin through GPIO  
*kSD\_DetectCardByHostCD* sd card detect by CD pin through host  
*kSD\_DetectCardByHostDATA3* sd card detect by DAT3 pin through host

**44.7.5.8 anonymous enum**

Enumerator

*kSD\_Inserted* card is inserted  
*kSD\_Removed* card is removed

**44.7.5.9 anonymous enum**

Enumerator

*kSD\_DAT3PullDown* data3 pull down  
*kSD\_DAT3PullUp* data3 pull up

**44.7.5.10 enum \_sd\_io\_voltage\_ctrl\_type**

Enumerator

*kSD\_IOVoltageCtrlNotSupport* io voltage control not support  
*kSD\_IOVoltageCtrlByGpio* io voltage control by gpio

**44.7.5.11 anonymous enum**

Enumerator

*kSDMMC\_R1OutOfRangeFlag* Out of range status bit.  
*kSDMMC\_R1AddressErrorFlag* Address error status bit.  
*kSDMMC\_R1BlockLengthErrorFlag* Block length error status bit.  
*kSDMMC\_R1EraseSequenceErrorFlag* Erase sequence error status bit.  
*kSDMMC\_R1EraseParameterErrorFlag* Erase parameter error status bit.  
*kSDMMC\_R1WriteProtectViolationFlag* Write protection violation status bit.  
*kSDMMC\_R1CardIsLockedFlag* Card locked status bit.  
*kSDMMC\_R1LockUnlockFailedFlag* lock/unlock error status bit  
*kSDMMC\_R1CommandCrcErrorFlag* CRC error status bit.  
*kSDMMC\_R1IllegalCommandFlag* Illegal command status bit.  
*kSDMMC\_R1CardEccFailedFlag* Card ecc error status bit.  
*kSDMMC\_R1CardControllerErrorFlag* Internal card controller error status bit.

***kSDMMC\_R1ErrorFlag*** A general or an unknown error status bit.  
***kSDMMC\_R1CidCsdOverwriteFlag*** Cid/csd overwrite status bit.  
***kSDMMC\_R1WriteProtectEraseSkipFlag*** Write protection erase skip status bit.  
***kSDMMC\_R1CardEccDisabledFlag*** Card ecc disabled status bit.  
***kSDMMC\_R1EraseResetFlag*** Erase reset status bit.  
***kSDMMC\_R1ReadyForDataFlag*** Ready for data status bit.  
***kSDMMC\_R1SwitchErrorFlag*** Switch error status bit.  
***kSDMMC\_R1ApplicationCommandFlag*** Application command enabled status bit.  
***kSDMMC\_R1AuthenticationSequenceErrorFlag*** error in the sequence of authentication process

#### 44.7.5.12 enum \_sdmmc\_r1\_current\_state

Enumerator

***kSDMMC\_R1StateIdle*** R1: current state: idle.  
***kSDMMC\_R1StateReady*** R1: current state: ready.  
***kSDMMC\_R1StateIdentify*** R1: current state: identification.  
***kSDMMC\_R1StateStandby*** R1: current state: standby.  
***kSDMMC\_R1StateTransfer*** R1: current state: transfer.  
***kSDMMC\_R1StateSendData*** R1: current state: sending data.  
***kSDMMC\_R1StateReceiveData*** R1: current state: receiving data.  
***kSDMMC\_R1StateProgram*** R1: current state: programming.  
***kSDMMC\_R1StateDisconnect*** R1: current state: disconnect.

#### 44.7.5.13 anonymous enum

Enumerator

***kSDSPI\_R1InIdleStateFlag*** In idle state.  
***kSDSPI\_R1EraseResetFlag*** Erase reset.  
***kSDSPI\_R1IllegalCommandFlag*** Illegal command.  
***kSDSPI\_R1CommandCrcErrorFlag*** Com crc error.  
***kSDSPI\_R1EraseSequenceErrorFlag*** Erase sequence error.  
***kSDSPI\_R1AddressErrorFlag*** Address error.  
***kSDSPI\_R1ParameterErrorFlag*** Parameter error.

#### 44.7.5.14 anonymous enum

Enumerator

***kSDSPI\_R2CardLockedFlag*** Card is locked.  
***kSDSPI\_R2WriteProtectEraseSkip*** Write protect erase skip.  
***kSDSPI\_R2LockUnlockFailed*** Lock/unlock command failed.  
***kSDSPI\_R2ErrorFlag*** Unknown error.

*kSDSPI\_R2CardControllerErrorFlag* Card controller error.  
*kSDSPI\_R2CardEccFailedFlag* Card ecc failed.  
*kSDSPI\_R2WriteProtectViolationFlag* Write protect violation.  
*kSDSPI\_R2EraseParameterErrorFlag* Erase parameter error.  
*kSDSPI\_R2OutOfRangeFlag* Out of range.  
*kSDSPI\_R2CsdOverwriteFlag* CSD overwrite.

#### 44.7.5.15 anonymous enum

Enumerator

*kSDSPI\_DataErrorTokenError* Data error.  
*kSDSPI\_DataErrorTokenCardControllerError* Card controller error.  
*kSDSPI\_DataErrorTokenCardEccFailed* Card ecc error.  
*kSDSPI\_DataErrorTokenOutOfRange* Out of range.

#### 44.7.5.16 enum \_sdspi\_data\_token

Enumerator

*kSDSPI\_DataTokenBlockRead* Single block read, multiple block read.  
*kSDSPI\_DataTokenSingleBlockWrite* Single block write.  
*kSDSPI\_DataTokenMultipleBlockWrite* Multiple block write.  
*kSDSPI\_DataTokenStopTransfer* Stop transmission.

#### 44.7.5.17 enum \_sdspi\_data\_response\_token

Enumerator

*kSDSPI\_DataResponseTokenAccepted* Data accepted.  
*kSDSPI\_DataResponseTokenCrcError* Data rejected due to CRC error.  
*kSDSPI\_DataResponseTokenWriteError* Data rejected due to write error.

#### 44.7.5.18 enum \_sd\_command

Enumerator

*kSD\_SendRelativeAddress* Send Relative Address.  
*kSD\_Switch* Switch Function.  
*kSD\_SendInterfaceCondition* Send Interface Condition.  
*kSD\_VoltageSwitch* Voltage Switch.  
*kSD\_SpeedClassControl* Speed Class control.  
*kSD\_EraseWriteBlockStart* Write Block Start.

*kSD\_EraseWriteBlockEnd* Write Block End.

*kSD\_SendTuningBlock* Send Tuning Block.

#### 44.7.5.19 enum \_sdspi\_command

Enumerator

*kSDSPI\_CommandCrc* Command crc protection on/off.

#### 44.7.5.20 enum \_sd\_application\_command

Enumerator

*kSD\_ApplicationSetBusWidth* Set Bus Width.

*kSD\_ApplicationStatus* Send SD status.

*kSD\_ApplicationSendNumberWriteBlocks* Send Number Of Written Blocks.

*kSD\_ApplicationSetWriteBlockEraseCount* Set Write Block Erase Count.

*kSD\_ApplicationSendOperationCondition* Send Operation Condition.

*kSD\_ApplicationSetClearCardDetect* Set Connect/Disconnect pull up on detect pin.

*kSD\_ApplicationSendScr* Send Scr.

#### 44.7.5.21 anonymous enum

Enumerator

*kSDMMC\_CommandClassBasic* Card command class 0.

*kSDMMC\_CommandClassBlockRead* Card command class 2.

*kSDMMC\_CommandClassBlockWrite* Card command class 4.

*kSDMMC\_CommandClassErase* Card command class 5.

*kSDMMC\_CommandClassWriteProtect* Card command class 6.

*kSDMMC\_CommandClassLockCard* Card command class 7.

*kSDMMC\_CommandClassApplicationSpecific* Card command class 8.

*kSDMMC\_CommandClassInputOutputMode* Card command class 9.

*kSDMMC\_CommandClassSwitch* Card command class 10.

#### 44.7.5.22 anonymous enum

Enumerator

*kSD\_OcrPowerUpBusyFlag* Power up busy status.

*kSD\_OcrHostCapacitySupportFlag* Card capacity status.

*kSD\_OcrCardCapacitySupportFlag* Card capacity status.

*kSD\_OcrSwitch18RequestFlag* Switch to 1.8V request.

*kSD\_OcrSwitch18AcceptFlag* Switch to 1.8V accepted.

*kSD\_OcrVdd27\_28Flag* VDD 2.7-2.8.  
*kSD\_OcrVdd28\_29Flag* VDD 2.8-2.9.  
*kSD\_OcrVdd29\_30Flag* VDD 2.9-3.0.  
*kSD\_OcrVdd30\_31Flag* VDD 2.9-3.0.  
*kSD\_OcrVdd31\_32Flag* VDD 3.0-3.1.  
*kSD\_OcrVdd32\_33Flag* VDD 3.1-3.2.  
*kSD\_OcrVdd33\_34Flag* VDD 3.2-3.3.  
*kSD\_OcrVdd34\_35Flag* VDD 3.3-3.4.  
*kSD\_OcrVdd35\_36Flag* VDD 3.4-3.5.

#### 44.7.5.23 anonymous enum

Enumerator

*kSD\_SpecificationVersion1\_0* SD card version 1.0-1.01.  
*kSD\_SpecificationVersion1\_1* SD card version 1.10.  
*kSD\_SpecificationVersion2\_0* SD card version 2.00.  
*kSD\_SpecificationVersion3\_0* SD card version 3.0.

#### 44.7.5.24 enum \_sd\_switch\_mode

Enumerator

*kSD\_SwitchCheck* SD switch mode 0: check function.  
*kSD\_SwitchSet* SD switch mode 1: set function.

#### 44.7.5.25 anonymous enum

Enumerator

*kSD\_CsdReadBlockPartialFlag* Partial blocks for read allowed [79:79].  
*kSD\_CsdWriteBlockMisalignFlag* Write block misalignment [78:78].  
*kSD\_CsdReadBlockMisalignFlag* Read block misalignment [77:77].  
*kSD\_CsdDsrImplementedFlag* DSR implemented [76:76].  
*kSD\_CsdEraseBlockEnabledFlag* Erase single block enabled [46:46].  
*kSD\_CsdWriteProtectGroupEnabledFlag* Write protect group enabled [31:31].  
*kSD\_CsdWriteBlockPartialFlag* Partial blocks for write allowed [21:21].  
*kSD\_CsdFileFormatGroupFlag* File format group [15:15].  
*kSD\_CsdCopyFlag* Copy flag [14:14].  
*kSD\_CsdPermanentWriteProtectFlag* Permanent write protection [13:13].  
*kSD\_CsdTemporaryWriteProtectFlag* Temporary write protection [12:12].

**44.7.5.26 anonymous enum**

Enumerator

- kSD\_ScrDataStatusAfterErase* Data status after erases [55:55].
- kSD\_ScrSdSpecification3* Specification version 3.00 or higher [47:47].

**44.7.5.27 anonymous enum**

Enumerator

- kSD\_FunctionSDR12Deafult* SDR12 mode & default.
- kSD\_FunctionSDR25HighSpeed* SDR25 & high speed.
- kSD\_FunctionSDR50* SDR50 mode.
- kSD\_FunctionSDR104* SDR104 mode.
- kSD\_FunctionDDR50* DDR50 mode.

**44.7.5.28 anonymous enum**

Enumerator

- kSD\_GroupTimingMode* access mode group
- kSD\_GroupCommandSystem* command system group
- kSD\_GroupDriverStrength* driver strength group
- kSD\_GroupCurrentLimit* current limit group

**44.7.5.29 enum \_sd\_timing\_mode**

Enumerator

- kSD\_TimingSDR12DefaultMode* Identification mode & SDR12.
- kSD\_TimingSDR25HighSpeedMode* High speed mode & SDR25.
- kSD\_TimingSDR50Mode* SDR50 mode.
- kSD\_TimingSDR104Mode* SDR104 mode.
- kSD\_TimingDDR50Mode* DDR50 mode.

**44.7.5.30 enum \_sd\_driver\_strength**

Enumerator

- kSD\_DriverStrengthTypeB* default driver strength
- kSD\_DriverStrengthTypeA* driver strength TYPE A
- kSD\_DriverStrengthTypeC* driver strength TYPE C
- kSD\_DriverStrengthTypeD* driver strength TYPE D

**44.7.5.31 enum \_sd\_max\_current**

Enumerator

*kSD\_CurrentLimit200MA* default current limit  
*kSD\_CurrentLimit400MA* current limit to 400MA  
*kSD\_CurrentLimit600MA* current limit to 600MA  
*kSD\_CurrentLimit800MA* current limit to 800MA

**44.7.5.32 enum \_sdmmc\_command**

Enumerator

*kSDMMC\_GoIdleState* Go Idle State.  
*kSDMMC\_AllSendCid* All Send CID.  
*kSDMMC\_SetDsr* Set DSR.  
*kSDMMC\_SelectCard* Select Card.  
*kSDMMC\_SendCsd* Send CSD.  
*kSDMMC\_SendCid* Send CID.  
*kSDMMC\_StopTransmission* Stop Transmission.  
*kSDMMC\_SendStatus* Send Status.  
*kSDMMC\_GoInactiveState* Go Inactive State.  
*kSDMMC\_SetBlockLength* Set Block Length.  
*kSDMMC\_ReadSingleBlock* Read Single Block.  
*kSDMMC\_ReadMultipleBlock* Read Multiple Block.  
*kSDMMC\_SetBlockCount* Set Block Count.  
*kSDMMC\_WriteSingleBlock* Write Single Block.  
*kSDMMC\_WriteMultipleBlock* Write Multiple Block.  
*kSDMMC\_ProgramCsd* Program CSD.  
*kSDMMC\_SetWriteProtect* Set Write Protect.  
*kSDMMC\_ClearWriteProtect* Clear Write Protect.  
*kSDMMC\_SendWriteProtect* Send Write Protect.  
*kSDMMC\_Erase* Erase.  
*kSDMMC\_LockUnlock* Lock Unlock.  
*kSDMMC\_ApplicationCommand* Send Application Command.  
*kSDMMC\_GeneralCommand* General Purpose Command.  
*kSDMMC\_ReadOcr* Read OCR.

**44.7.5.33 anonymous enum**

Enumerator

*kSDIO\_RegCCCRSdioVer* CCCR & SDIO version.  
*kSDIO\_RegSDVersion* SD version.  
*kSDIO\_RegIOEnable* io enable register

*kSDIO\_RegIOReady* io ready register  
*kSDIO\_RegIOIntEnable* io interrupt enable register  
*kSDIO\_RegIOIntPending* io interrupt pending register  
*kSDIO\_RegIOAbort* io abort register  
*kSDIO\_RegBusInterface* bus interface register  
*kSDIO\_RegCardCapability* card capability register  
*kSDIO\_RegCommonCISPointer* common CIS pointer register  
*kSDIO\_RegBusSuspend* bus suspend register  
*kSDIO\_RegFunctionSelect* function select register  
*kSDIO\_RegExecutionFlag* execution flag register  
*kSDIO\_RegReadyFlag* ready flag register  
*kSDIO\_RegFN0BlockSizeLow* FN0 block size register.  
*kSDIO\_RegFN0BlockSizeHigh* FN0 block size register.  
*kSDIO\_RegPowerControl* power control register  
*kSDIO\_RegBusSpeed* bus speed register  
*kSDIO\_RegUHSITimingSupport* UHS-I timing support register.  
*kSDIO\_RegDriverStrength* Driver strength register.  
*kSDIO\_RegInterruptExtension* Interrupt extension register.

#### 44.7.5.34 enum\_sdio\_command

Enumerator

*kSDIO\_SendRelativeAddress* send relative address  
*kSDIO\_SendOperationCondition* send operation condition  
*kSDIO\_SendInterfaceCondition* send interface condition  
*kSDIO\_RWIODirect* read/write IO direct command  
*kSDIO\_RWIOExtended* read/write IO extended command

#### 44.7.5.35 enum\_sdio\_func\_num

Enumerator

*kSDIO\_FunctionNum0* sdio function0  
*kSDIO\_FunctionNum1* sdio function1  
*kSDIO\_FunctionNum2* sdio function2  
*kSDIO\_FunctionNum3* sdio function3  
*kSDIO\_FunctionNum4* sdio function4  
*kSDIO\_FunctionNum5* sdio function5  
*kSDIO\_FunctionNum6* sdio function6  
*kSDIO\_FunctionNum7* sdio function7  
*kSDIO\_FunctionMemory* for combo card



**44.7.5.36 anonymous enum**

Enumerator

*kSDIO\_StatusCmdCRCError* the CRC check of the previous cmd fail  
*kSDIO\_StatusIllegalCmd* cmd illegal for the card state  
*kSDIO\_StatusR6Error* special for R6 error status  
*kSDIO\_StatusError* A general or an unknown error occurred.  
*kSDIO\_StatusFunctionNumError* invalid function error  
*kSDIO\_StatusOutOfRange* cmd argument was out of the allowed range

**44.7.5.37 anonymous enum**

Enumerator

*kSDIO\_OcrPowerUpBusyFlag* Power up busy status.  
*kSDIO\_OcrIONumber* number of IO function  
*kSDIO\_OcrMemPresent* memory present flag  
*kSDIO\_OcrVdd20\_21Flag* VDD 2.0-2.1.  
*kSDIO\_OcrVdd21\_22Flag* VDD 2.1-2.2.  
*kSDIO\_OcrVdd22\_23Flag* VDD 2.2-2.3.  
*kSDIO\_OcrVdd23\_24Flag* VDD 2.3-2.4.  
*kSDIO\_OcrVdd24\_25Flag* VDD 2.4-2.5.  
*kSDIO\_OcrVdd25\_26Flag* VDD 2.5-2.6.  
*kSDIO\_OcrVdd26\_27Flag* VDD 2.6-2.7.  
*kSDIO\_OcrVdd27\_28Flag* VDD 2.7-2.8.  
*kSDIO\_OcrVdd28\_29Flag* VDD 2.8-2.9.  
*kSDIO\_OcrVdd29\_30Flag* VDD 2.9-3.0.  
*kSDIO\_OcrVdd30\_31Flag* VDD 2.9-3.0.  
*kSDIO\_OcrVdd31\_32Flag* VDD 3.0-3.1.  
*kSDIO\_OcrVdd32\_33Flag* VDD 3.1-3.2.  
*kSDIO\_OcrVdd33\_34Flag* VDD 3.2-3.3.  
*kSDIO\_OcrVdd34\_35Flag* VDD 3.3-3.4.  
*kSDIO\_OcrVdd35\_36Flag* VDD 3.4-3.5.

**44.7.5.38 anonymous enum**

Enumerator

*kSDIO\_CCCRSupportDirectCmdDuringDataTrans* support direct cmd during data transfer  
*kSDIO\_CCCRSupportMultiBlock* support multi block mode  
*kSDIO\_CCCRSupportReadWait* support read wait  
*kSDIO\_CCCRSupportSuspendResume* support suspend resume  
*kSDIO\_CCCRSupportIntDuring4BitDataTrans* support interrupt during 4-bit data transfer  
*kSDIO\_CCCRSupportLowSpeed1Bit* support low speed 1bit mode  
*kSDIO\_CCCRSupportLowSpeed4Bit* support low speed 4bit mode

*kSDIO\_CCCRSupportMasterPowerControl* support master power control  
*kSDIO\_CCCRSupportHighSpeed* support high speed  
*kSDIO\_CCCRSupportContinuousSPIInt* support continuous SPI interrupt

#### 44.7.5.39 anonymous enum

Enumerator

*kSDIO\_FBRSupportCSA* function support CSA  
*kSDIO\_FBRSupportPowerSelection* function support power selection

#### 44.7.5.40 enum \_sdio\_bus\_width

Enumerator

*kSDIO\_DataBus1Bit* 1 bit bus mode  
*kSDIO\_DataBus4Bit* 4 bit bus mode  
*kSDIO\_DataBus8Bit* 8 bit bus mode

#### 44.7.5.41 enum \_mmc\_command

Enumerator

*kMMC\_SendOperationCondition* Send Operation Condition.  
*kMMC\_SetRelativeAddress* Set Relative Address.  
*kMMC\_SleepAwake* Sleep Awake.  
*kMMC\_Switch* Switch.  
*kMMC\_SendExtendedCsd* Send EXT\_CSD.  
*kMMC\_ReadDataUntilStop* Read Data Until Stop.  
*kMMC\_BusTestRead* Test Read.  
*kMMC\_SendingBusTest* test bus width cmd  
*kMMC\_WriteDataUntilStop* Write Data Until Stop.  
*kMMC\_SendTuningBlock* MMC sending tuning block.  
*kMMC\_ProgramCid* Program CID.  
*kMMC\_EraseGroupStart* Erase Group Start.  
*kMMC\_EraseGroupEnd* Erase Group End.  
*kMMC\_FastInputOutput* Fast IO.  
*kMMC\_GoInterruptState* Go interrupt State.

#### 44.7.5.42 enum \_mmc\_classified\_voltage

Enumerator

*kMMC\_ClassifiedVoltageHigh* High-voltage MMC card.

***kMMC\_ClassifiedVoltageDual*** Dual-voltage MMC card.

#### 44.7.5.43 enum \_mmc\_classified\_density

Enumerator

***kMMC\_ClassifiedDensityWithin2GB*** Density byte is less than or equal 2GB.

#### 44.7.5.44 enum \_mmc\_access\_mode

Enumerator

***kMMC\_AccessModeByte*** The card should be accessed as byte.

***kMMC\_AccessModeSector*** The card should be accessed as sector.

#### 44.7.5.45 enum \_mmc\_voltage\_window

Enumerator

***kMMC\_VoltageWindowNone*** voltage window is not define by user

***kMMC\_VoltageWindow120*** Voltage window is 1.20V.

***kMMC\_VoltageWindow170to195*** Voltage window is 1.70V to 1.95V.

***kMMC\_VoltageWindows270to360*** Voltage window is 2.70V to 3.60V.

#### 44.7.5.46 enum \_mmc\_csd\_structure\_version

Enumerator

***kMMC\_CsdStrucureVersion10*** CSD version No. 1.0

***kMMC\_CsdStrucureVersion11*** CSD version No. 1.1

***kMMC\_CsdStrucureVersion12*** CSD version No. 1.2

***kMMC\_CsdStrucureVersionInExtcsd*** Version coded in Extended CSD.

#### 44.7.5.47 enum \_mmc\_specification\_version

Enumerator

***kMMC\_SpecificationVersion0*** Allocated by MMCA.

***kMMC\_SpecificationVersion1*** Allocated by MMCA.

***kMMC\_SpecificationVersion2*** Allocated by MMCA.

***kMMC\_SpecificationVersion3*** Allocated by MMCA.

***kMMC\_SpecificationVersion4*** Version 4.1/4.2/4.3/4.41-4.5-4.51-5.0.

**44.7.5.48 anonymous enum**

Enumerator

*kMMC\_ExtendedCsdRevision10* Revision 1.0.  
*kMMC\_ExtendedCsdRevision11* Revision 1.1.  
*kMMC\_ExtendedCsdRevision12* Revision 1.2.  
*kMMC\_ExtendedCsdRevision13* Revision 1.3 MMC4.3.  
*kMMC\_ExtendedCsdRevision14* Revision 1.4 obsolete.  
*kMMC\_ExtendedCsdRevision15* Revision 1.5 MMC4.41.  
*kMMC\_ExtendedCsdRevision16* Revision 1.6 MMC4.5.  
*kMMC\_ExtendedCsdRevision17* Revision 1.7 MMC5.0.

**44.7.5.49 enum \_mmc\_command\_set**

Enumerator

*kMMC\_CommandSetStandard* Standard MMC.  
*kMMC\_CommandSet1* Command set 1.  
*kMMC\_CommandSet2* Command set 2.  
*kMMC\_CommandSet3* Command set 3.  
*kMMC\_CommandSet4* Command set 4.

**44.7.5.50 anonymous enum**

Enumerator

*kMMC\_SupportAlternateBoot* support alternative boot mode  
*kMMC\_SupportDDRBoot* support DDR boot mode  
*kMMC\_SupportHighSpeedBoot* support high speed boot mode

**44.7.5.51 enum \_mmc\_high\_speed\_timing**

Enumerator

*kMMC\_HighSpeedTimingNone* MMC card using none high-speed timing.  
*kMMC\_HighSpeedTiming* MMC card using high-speed timing.  
*kMMC\_HighSpeed200Timing* MMC card high speed 200 timing.  
*kMMC\_HighSpeed400Timing* MMC card high speed 400 timing.  
*kMMC\_EnhanceHighSpeed400Timing* MMC card high speed 400 timing.

**44.7.5.52 enum \_mmc\_data\_bus\_width**

Enumerator

- kMMC\_DataBusWidth1bit* MMC data bus width is 1 bit.
- kMMC\_DataBusWidth4bit* MMC data bus width is 4 bits.
- kMMC\_DataBusWidth8bit* MMC data bus width is 8 bits.
- kMMC\_DataBusWidth4bitDDR* MMC data bus width is 4 bits ddr.
- kMMC\_DataBusWidth8bitDDR* MMC data bus width is 8 bits ddr.
- kMMC\_DataBusWidth8bitDDRSTROBE* MMC data bus width is 8 bits ddr strobe mode.

**44.7.5.53 enum \_mmc\_boot\_partition\_enable**

Enumerator

- kMMC\_BootPartitionEnableNot* Device not boot enabled (default)
- kMMC\_BootPartitionEnablePartition1* Boot partition 1 enabled for boot.
- kMMC\_BootPartitionEnablePartition2* Boot partition 2 enabled for boot.
- kMMC\_BootPartitionEnableUserAera* User area enabled for boot.

**44.7.5.54 enum \_mmc\_boot\_timing\_mode**

Enumerator

- kMMC\_BootModeSDRWithDefaultTiming* boot mode single data rate with backward compatible timings
- kMMC\_BootModeSDRWithHighSpeedTiming* boot mode single data rate with high speed timing
- kMMC\_BootModeDDRTiming* boot mode dual data rate

**44.7.5.55 enum \_mmc\_boot\_partition\_wp**

Enumerator

- kMMC\_BootPartitionWPDisable* boot partition write protection disable
- kMMC\_BootPartitionPwrWPToBothPartition* power on period write protection apply to both boot partitions
- kMMC\_BootPartitionPermWPToBothPartition* permanent write protection apply to both boot partitions
- kMMC\_BootPartitionPwrWPToPartition1* power on period write protection apply to partition1
- kMMC\_BootPartitionPwrWPToPartition2* power on period write protection apply to partition2
- kMMC\_BootPartitionPermWPToPartition1* permanent write protection apply to partition1
- kMMC\_BootPartitionPermWPToPartition2* permanent write protection apply to partition2
- kMMC\_BootPartitionPermWPToPartition1PwrWPToPartition2* permanent write protection apply to partition1, power on period write protection apply to partition2

*kMMC\_BootPartitionPermWPToPartition2PwrWPToPartition1* permanent write protection apply to partition2, power on period write protection apply to partition1

#### 44.7.5.56 anonymous enum

Enumerator

*kMMC\_BootPartitionNotProtected* boot partition not protected  
*kMMC\_BootPartitionPwrProtected* boot partition is power on period write protected  
*kMMC\_BootPartitionPermProtected* boot partition is permanently protected

#### 44.7.5.57 enum \_mmc\_access\_partition

Enumerator

*kMMC\_AccessPartitionUserAera* No access to boot partition (default), normal partition.  
*kMMC\_AccessPartitionBoot1* Read/Write boot partition 1.  
*kMMC\_AccessPartitionBoot2* Read/Write boot partition 2.  
*kMMC\_AccessRPMB* Replay protected mem block.  
*kMMC\_AccessGeneralPurposePartition1* access to general purpose partition 1  
*kMMC\_AccessGeneralPurposePartition2* access to general purpose partition 2  
*kMMC\_AccessGeneralPurposePartition3* access to general purpose partition 3  
*kMMC\_AccessGeneralPurposePartition4* access to general purpose partition 4

#### 44.7.5.58 anonymous enum

Enumerator

*kMMC\_CsdReadBlockPartialFlag* Partial blocks for read allowed.  
*kMMC\_CsdWriteBlockMisalignFlag* Write block misalignment.  
*kMMC\_CsdReadBlockMisalignFlag* Read block misalignment.  
*kMMC\_CsdDsrImplementedFlag* DSR implemented.  
*kMMC\_CsdWriteProtectGroupEnabledFlag* Write protect group enabled.  
*kMMC\_CsdWriteBlockPartialFlag* Partial blocks for write allowed.  
*kMMC\_ContentProtectApplicationFlag* Content protect application.  
*kMMC\_CsdFileFormatGroupFlag* File format group.  
*kMMC\_CsdCopyFlag* Copy flag.  
*kMMC\_CsdPermanentWriteProtectFlag* Permanent write protection.  
*kMMC\_CsdTemporaryWriteProtectFlag* Temporary write protection.

#### 44.7.5.59 enum \_mmc\_extended\_csd\_access\_mode

Enumerator

*kMMC\_ExtendedCsdAccessModeCommandSet* Command set related setting.

- kMMC\_ExtendedCsdAccessModeSetBits* Set bits in specific byte in Extended CSD.
- kMMC\_ExtendedCsdAccessModeClearBits* Clear bits in specific byte in Extended CSD.
- kMMC\_ExtendedCsdAccessModeWriteBits* Write a value to specific byte in Extended CSD.

#### 44.7.5.60 enum \_mmc\_extended\_csd\_index

Enumerator

- kMMC\_ExtendedCsdIndexFlushCache* flush cache
- kMMC\_ExtendedCsdIndexCacheControl* cache control
- kMMC\_ExtendedCsdIndexBootPartitionWP* Boot partition write protect.
- kMMC\_ExtendedCsdIndexEraseGroupDefinition* Erase Group Def.
- kMMC\_ExtendedCsdIndexBootBusConditions* Boot Bus conditions.
- kMMC\_ExtendedCsdIndexBootConfigWP* Boot config write protect.
- kMMC\_ExtendedCsdIndexPartitionConfig* Partition Config, before BOOT\_CONFIG.
- kMMC\_ExtendedCsdIndexBusWidth* Bus Width.
- kMMC\_ExtendedCsdIndexHighSpeedTiming* High-speed Timing.
- kMMC\_ExtendedCsdIndexPowerClass* Power Class.
- kMMC\_ExtendedCsdIndexCommandSet* Command Set.

#### 44.7.5.61 anonymous enum

Enumerator

- kMMC\_DriverStrength0* Driver type0 ,nominal impedance 50ohm.
- kMMC\_DriverStrength1* Driver type1 ,nominal impedance 33ohm.
- kMMC\_DriverStrength2* Driver type2 ,nominal impedance 66ohm.
- kMMC\_DriverStrength3* Driver type3 ,nominal impedance 100ohm.
- kMMC\_DriverStrength4* Driver type4 ,nominal impedance 40ohm.

#### 44.7.5.62 enum \_mmc\_extended\_csd\_flags

Enumerator

- kMMC\_ExtCsdExtPartitionSupport* partitioning support[160]
- kMMC\_ExtCsdEnhancePartitionSupport* partitioning support[160]
- kMMC\_ExtCsdPartitioningSupport* partitioning support[160]
- kMMC\_ExtCsdPrgCIDCSDInDDRModesSupport* CMD26 and CMD27 are support dual data rate [130].
- kMMC\_ExtCsdBKOpsSupport* background operation feature support [502]
- kMMC\_ExtCsdDataTagSupport* data tag support[499]
- kMMC\_ExtCsdModeOperationCodeSupport* mode operation code support[493]

**44.7.5.63 enum \_mmc\_boot\_mode**

Enumerator

- kMMC\_BootModeNormal* Normal boot.  
*kMMC\_BootModeAlternative* Alternative boot.

**44.7.6 Function Documentation****44.7.6.1 status\_t SDMMC\_SelectCard ( sdmmc\_host\_t \* host, uint32\_t relativeAddress, bool isSelected )**

Parameters

|                        |                                       |
|------------------------|---------------------------------------|
| <i>host</i>            | host handler.                         |
| <i>relativeAddress</i> | Relative address.                     |
| <i>isSelected</i>      | True to put card into transfer state. |

Return values

|                                        |                       |
|----------------------------------------|-----------------------|
| <i>kStatus_SDMMC_ - TransferFailed</i> | Transfer failed.      |
| <i>kStatus_Success</i>                 | Operate successfully. |

**44.7.6.2 status\_t SDMMC\_SendApplicationCommand ( sdmmc\_host\_t \* host, uint32\_t relativeAddress )**

Parameters

|                        |                        |
|------------------------|------------------------|
| <i>host</i>            | host handler.          |
| <i>relativeAddress</i> | Card relative address. |

Return values

|                                        |                  |
|----------------------------------------|------------------|
| <i>kStatus_SDMMC_ - TransferFailed</i> | Transfer failed. |
|----------------------------------------|------------------|



|                                      |                       |
|--------------------------------------|-----------------------|
| <i>kStatus_SDMMC_Card-NotSupport</i> | Card doesn't support. |
| <i>kStatus_Success</i>               | Operate successfully. |

#### 44.7.6.3 status\_t SDMMC\_SetBlockCount ( sdmmc\_host\_t \* host, uint32\_t blockCount )

Parameters

|                   |               |
|-------------------|---------------|
| <i>host</i>       | host handler. |
| <i>blockCount</i> | Block count.  |

Return values

|                                      |                       |
|--------------------------------------|-----------------------|
| <i>kStatus_SDMMC_-TransferFailed</i> | Transfer failed.      |
| <i>kStatus_Success</i>               | Operate successfully. |

#### 44.7.6.4 status\_t SDMMC\_Goldle ( sdmmc\_host\_t \* host )

Parameters

|             |               |
|-------------|---------------|
| <i>host</i> | host handler. |
|-------------|---------------|

Return values

|                                      |                       |
|--------------------------------------|-----------------------|
| <i>kStatus_SDMMC_-TransferFailed</i> | Transfer failed.      |
| <i>kStatus_Success</i>               | Operate successfully. |

#### 44.7.6.5 status\_t SDMMC\_SetBlockSize ( sdmmc\_host\_t \* host, uint32\_t blockSize )

Parameters

|             |               |
|-------------|---------------|
| <i>host</i> | host handler. |
|-------------|---------------|

|                  |             |
|------------------|-------------|
| <i>blockSize</i> | Block size. |
|------------------|-------------|

Return values

|                                      |                       |
|--------------------------------------|-----------------------|
| <i>kStatus_SDMMC_-TransferFailed</i> | Transfer failed.      |
| <i>kStatus_Success</i>               | Operate successfully. |

#### 44.7.6.6 **status\_t SDMMC\_SetCardInactive ( sdmmchost\_t \* host )**

Parameters

|             |               |
|-------------|---------------|
| <i>host</i> | host handler. |
|-------------|---------------|

Return values

|                                      |                       |
|--------------------------------------|-----------------------|
| <i>kStatus_SDMMC_-TransferFailed</i> | Transfer failed.      |
| <i>kStatus_Success</i>               | Operate successfully. |



# Chapter 45

## CODEC Driver

### 45.1 Overview

The MCUXpresso SDK provides a codec abstraction driver interface to access codec register.

#### Modules

- [CODEC Common Driver](#)
- [CODEC I2C Driver](#)
- [CS42888 Driver](#)
- [DA7212 Driver](#)
- [SGTL5000 Driver](#)
- [WM8904 Driver](#)
- [WM8960 Driver](#)

## 45.2 CODEC Common Driver

### 45.2.1 Overview

The codec common driver provides a codec control abstraction interface.

#### Modules

- [CODEC Adapter](#)
- [CS42888 Adapter](#)
- [DA7212 Adapter](#)
- [SGTL5000 Adapter](#)
- [WM8904 Adapter](#)
- [WM8960 Adapter](#)

#### Data Structures

- [struct `\_codec\_config`](#)  
*Initialize structure of the codec. [More...](#)*
- [struct `\_codec\_capability`](#)  
*codec capability [More...](#)*
- [struct `\_codec\_handle`](#)  
*Codec handle definition. [More...](#)*

#### Macros

- `#define CODEC\_VOLUME\_MAX\_VALUE (100U)`  
*codec maximum volume range*

#### Typedefs

- `typedef enum \_codec\_audio\_protocol codec\_audio\_protocol\_t`  
*AUDIO format definition.*
- `typedef enum \_codec\_module codec\_module\_t`  
*audio codec module*
- `typedef enum \_codec\_module\_ctrl\_cmd codec\_module\_ctrl\_cmd\_t`  
*audio codec module control cmd*
- `typedef struct \_codec\_handle codec\_handle\_t`  
*codec handle declaration*
- `typedef struct \_codec\_config codec\_config\_t`  
*Initialize structure of the codec.*
- `typedef struct \_codec\_capability codec\_capability\_t`  
*codec capability*

## Enumerations

- enum {
  - kStatus\_CODEC\_NotSupport = MAKE\_STATUS(kStatusGroup\_CODEC, 0U),
  - kStatus\_CODEC\_DeviceNotRegistered = MAKE\_STATUS(kStatusGroup\_CODEC, 1U),
  - kStatus\_CODEC\_I2CBusInitialFailed,
  - kStatus\_CODEC\_I2CCommandTransferFailed }

*CODEC status.*
- enum \_codec\_audio\_protocol {
  - kCODEC\_BusI2S = 0U,
  - kCODEC\_BusLeftJustified = 1U,
  - kCODEC\_BusRightJustified = 2U,
  - kCODEC\_BusPCMA = 3U,
  - kCODEC\_BusPCMB = 4U,
  - kCODEC\_BusTDM = 5U }

*AUDIO format definition.*
- enum {
  - kCODEC\_AudioSampleRate8KHz = 8000U,
  - kCODEC\_AudioSampleRate11025Hz = 11025U,
  - kCODEC\_AudioSampleRate12KHz = 12000U,
  - kCODEC\_AudioSampleRate16KHz = 16000U,
  - kCODEC\_AudioSampleRate22050Hz = 22050U,
  - kCODEC\_AudioSampleRate24KHz = 24000U,
  - kCODEC\_AudioSampleRate32KHz = 32000U,
  - kCODEC\_AudioSampleRate44100Hz = 44100U,
  - kCODEC\_AudioSampleRate48KHz = 48000U,
  - kCODEC\_AudioSampleRate96KHz = 96000U,
  - kCODEC\_AudioSampleRate192KHz = 192000U,
  - kCODEC\_AudioSampleRate384KHz = 384000U }

*audio sample rate definition*
- enum {
  - kCODEC\_AudioBitWidth16bit = 16U,
  - kCODEC\_AudioBitWidth20bit = 20U,
  - kCODEC\_AudioBitWidth24bit = 24U,
  - kCODEC\_AudioBitWidth32bit = 32U }

*audio bit width*
- enum \_codec\_module {

```

kCODEC_ModuleADC = 0U,
kCODEC_ModuleDAC = 1U,
kCODEC_ModulePGA = 2U,
kCODEC_ModuleHeadphone = 3U,
kCODEC_ModuleSpeaker = 4U,
kCODEC_ModuleLinein = 5U,
kCODEC_ModuleLineout = 6U,
kCODEC_ModuleVref = 7U,
kCODEC_ModuleMicbias = 8U,
kCODEC_ModuleMic = 9U,
kCODEC_ModuleI2SIn = 10U,
kCODEC_ModuleI2SOut = 11U,
kCODEC_ModuleMixer = 12U }
 audio codec module
• enum _codec_module_ctrl_cmd { kCODEC_ModuleSwitchI2SInInterface = 0U }
 audio codec module control cmd
• enum {
 kCODEC_ModuleI2SInInterfacePCM = 0U,
 kCODEC_ModuleI2SInInterfaceDSD = 1U }
 audio codec module digital interface
• enum {
 kCODEC_RecordSourceDifferentialLine = 1U,
 kCODEC_RecordSourceLineInput = 2U,
 kCODEC_RecordSourceDifferentialMic = 4U,
 kCODEC_RecordSourceDigitalMic = 8U,
 kCODEC_RecordSourceSingleEndMic = 16U }
 audio codec module record source value
• enum {
 kCODEC_RecordChannelLeft1 = 1U,
 kCODEC_RecordChannelLeft2 = 2U,
 kCODEC_RecordChannelLeft3 = 4U,
 kCODEC_RecordChannelRight1 = 1U,
 kCODEC_RecordChannelRight2 = 2U,
 kCODEC_RecordChannelRight3 = 4U,
 kCODEC_RecordChannelDifferentialPositive1 = 1U,
 kCODEC_RecordChannelDifferentialPositive2 = 2U,
 kCODEC_RecordChannelDifferentialPositive3 = 4U,
 kCODEC_RecordChannelDifferentialNegative1 = 8U,
 kCODEC_RecordChannelDifferentialNegative2 = 16U,
 kCODEC_RecordChannelDifferentialNegative3 = 32U }
 audio codec record channel
• enum {

```

```

kCODEC_PlaySourcePGA = 1U,
kCODEC_PlaySourceInput = 2U,
kCODEC_PlaySourceDAC = 4U,
kCODEC_PlaySourceMixerIn = 1U,
kCODEC_PlaySourceMixerInLeft = 2U,
kCODEC_PlaySourceMixerInRight = 4U,
kCODEC_PlaySourceAux = 8U }

```

*audio codec module play source value*

- enum {
 

```

kCODEC_PlayChannelHeadphoneLeft = 1U,
kCODEC_PlayChannelHeadphoneRight = 2U,
kCODEC_PlayChannelSpeakerLeft = 4U,
kCODEC_PlayChannelSpeakerRight = 8U,
kCODEC_PlayChannelLineOutLeft = 16U,
kCODEC_PlayChannelLineOutRight = 32U,
kCODEC_PlayChannelLeft0 = 1U,
kCODEC_PlayChannelRight0 = 2U,
kCODEC_PlayChannelLeft1 = 4U,
kCODEC_PlayChannelRight1 = 8U,
kCODEC_PlayChannelLeft2 = 16U,
kCODEC_PlayChannelRight2 = 32U,
kCODEC_PlayChannelLeft3 = 64U,
kCODEC_PlayChannelRight3 = 128U }

```

*codec play channel*

- enum {
 

```

kCODEC_VolumeHeadphoneLeft = 1U,
kCODEC_VolumeHeadphoneRight = 2U,
kCODEC_VolumeSpeakerLeft = 4U,
kCODEC_VolumeSpeakerRight = 8U,
kCODEC_VolumeLineOutLeft = 16U,
kCODEC_VolumeLineOutRight = 32U,
kCODEC_VolumeLeft0 = 1UL << 0U,
kCODEC_VolumeRight0 = 1UL << 1U,
kCODEC_VolumeLeft1 = 1UL << 2U,
kCODEC_VolumeRight1 = 1UL << 3U,
kCODEC_VolumeLeft2 = 1UL << 4U,
kCODEC_VolumeRight2 = 1UL << 5U,
kCODEC_VolumeLeft3 = 1UL << 6U,
kCODEC_VolumeRight3 = 1UL << 7U,
kCODEC_VolumeDAC = 1UL << 8U }

```

*codec volume setting*

- enum {

```

kCODEC_SupportModuleADC = 1U << 0U,
kCODEC_SupportModuleDAC = 1U << 1U,
kCODEC_SupportModulePGA = 1U << 2U,
kCODEC_SupportModuleHeadphone = 1U << 3U,
kCODEC_SupportModuleSpeaker = 1U << 4U,
kCODEC_SupportModuleLinein = 1U << 5U,
kCODEC_SupportModuleLineout = 1U << 6U,
kCODEC_SupportModuleVref = 1U << 7U,
kCODEC_SupportModuleMicbias = 1U << 8U,
kCODEC_SupportModuleMic = 1U << 9U,
kCODEC_SupportModuleI2SIn = 1U << 10U,
kCODEC_SupportModuleI2SOut = 1U << 11U,
kCODEC_SupportModuleMixer = 1U << 12U,
kCODEC_SupportModuleI2SInSwitchInterface = 1U << 13U,
kCODEC_SupportPlayChannelLeft0 = 1U << 0U,
kCODEC_SupportPlayChannelRight0 = 1U << 1U,
kCODEC_SupportPlayChannelLeft1 = 1U << 2U,
kCODEC_SupportPlayChannelRight1 = 1U << 3U,
kCODEC_SupportPlayChannelLeft2 = 1U << 4U,
kCODEC_SupportPlayChannelRight2 = 1U << 5U,
kCODEC_SupportPlayChannelLeft3 = 1U << 6U,
kCODEC_SupportPlayChannelRight3 = 1U << 7U,
kCODEC_SupportPlaySourcePGA = 1U << 8U,
kCODEC_SupportPlaySourceInput = 1U << 9U,
kCODEC_SupportPlaySourceDAC = 1U << 10U,
kCODEC_SupportPlaySourceMixerIn = 1U << 11U,
kCODEC_SupportPlaySourceMixerInLeft = 1U << 12U,
kCODEC_SupportPlaySourceMixerInRight = 1U << 13U,
kCODEC_SupportPlaySourceAux = 1U << 14U,
kCODEC_SupportRecordSourceDifferentialLine = 1U << 0U,
kCODEC_SupportRecordSourceLineInput = 1U << 1U,
kCODEC_SupportRecordSourceDifferentialMic = 1U << 2U,
kCODEC_SupportRecordSourceDigitalMic = 1U << 3U,
kCODEC_SupportRecordSourceSingleEndMic = 1U << 4U,
kCODEC_SupportRecordChannelLeft1 = 1U << 6U,
kCODEC_SupportRecordChannelLeft2 = 1U << 7U,
kCODEC_SupportRecordChannelLeft3 = 1U << 8U,
kCODEC_SupportRecordChannelRight1 = 1U << 9U,
kCODEC_SupportRecordChannelRight2 = 1U << 10U,
kCODEC_SupportRecordChannelRight3 = 1U << 11U }

```

*audio codec capability*



## Functions

- `status_t CODEC_Init (codec_handle_t *handle, codec_config_t *config)`  
*Codec initialization.*
- `status_t CODEC_Deinit (codec_handle_t *handle)`  
*Codec de-initialization.*
- `status_t CODEC_SetFormat (codec_handle_t *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`  
*set audio data format.*
- `status_t CODEC_ModuleControl (codec_handle_t *handle, codec_module_ctrl_cmd_t cmd, uint32_t data)`  
*codec module control.*
- `status_t CODEC_SetVolume (codec_handle_t *handle, uint32_t channel, uint32_t volume)`  
*set audio codec pl volume.*
- `status_t CODEC_SetMute (codec_handle_t *handle, uint32_t channel, bool mute)`  
*set audio codec module mute.*
- `status_t CODEC_SetPower (codec_handle_t *handle, codec_module_t module, bool powerOn)`  
*set audio codec power.*
- `status_t CODEC_SetRecord (codec_handle_t *handle, uint32_t recordSource)`  
*codec set record source.*
- `status_t CODEC_SetRecordChannel (codec_handle_t *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)`  
*codec set record channel.*
- `status_t CODEC_SetPlay (codec_handle_t *handle, uint32_t playSource)`  
*codec set play source.*

## Driver version

- `#define FSL_CODEC_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))`  
*CLOCK driver version 2.3.1.*

## 45.2.2 Data Structure Documentation

### 45.2.2.1 struct \_codec\_config

#### Data Fields

- `uint32_t codecDevType`  
*codec type*
- `void * codecDevConfig`  
*Codec device specific configuration.*

### 45.2.2.2 struct \_codec\_capability

#### Data Fields

- uint32\_t `codecModuleCapability`  
*codec module capability*
- uint32\_t `codecPlayCapability`  
*codec play capability*
- uint32\_t `codecRecordCapability`  
*codec record capability*
- uint32\_t `codecVolumeCapability`  
*codec volume capability*

### 45.2.2.3 struct \_codec\_handle

- Application should allocate a buffer with CODEC\_HANDLE\_SIZE for handle definition, such as uint8\_t codecHandleBuffer[CODEC\_HANDLE\_SIZE]; codec\_handle\_t \*codecHandle = codecHandleBuffer;

#### Data Fields

- `codec_config_t` \* `codecConfig`  
*codec configuration function pointer*
- const `codec_capability_t` \* `codecCapability`  
*codec capability*
- uint8\_t `codecDevHandle` [HAL\_CODEC\_HANDLER\_SIZE]  
*codec device handle*

## 45.2.3 Macro Definition Documentation

### 45.2.3.1 #define FSL\_CODEC\_DRIVER\_VERSION (MAKE\_VERSION(2, 3, 1))

## 45.2.4 Typedef Documentation

### 45.2.4.1 typedef enum \_codec\_audio\_protocol codec\_audio\_protocol\_t

## 45.2.5 Enumeration Type Documentation

### 45.2.5.1 anonymous enum

Enumerator

*kStatus\_CODEC\_NotSupport* CODEC not support status.

*kStatus\_CODEC\_DeviceNotRegistered* CODEC device register failed status.

*kStatus\_CODEC\_I2CBusInitialFailed* CODEC i2c bus initialization failed status.

*kStatus\_CODEC\_I2CCommandTransferFailed* CODEC i2c bus command transfer failed status.

#### 45.2.5.2 enum \_codec\_audio\_protocol

Enumerator

*kCODEC\_BusI2S* I2S type.  
*kCODEC\_BusLeftJustified* Left justified mode.  
*kCODEC\_BusRightJustified* Right justified mode.  
*kCODEC\_BusPCMA* DSP/PCM A mode.  
*kCODEC\_BusPCMB* DSP/PCM B mode.  
*kCODEC\_BusTDM* TDM mode.

#### 45.2.5.3 anonymous enum

Enumerator

*kCODEC\_AudioSampleRate8KHz* Sample rate 8000 Hz.  
*kCODEC\_AudioSampleRate11025Hz* Sample rate 11025 Hz.  
*kCODEC\_AudioSampleRate12KHz* Sample rate 12000 Hz.  
*kCODEC\_AudioSampleRate16KHz* Sample rate 16000 Hz.  
*kCODEC\_AudioSampleRate22050Hz* Sample rate 22050 Hz.  
*kCODEC\_AudioSampleRate24KHz* Sample rate 24000 Hz.  
*kCODEC\_AudioSampleRate32KHz* Sample rate 32000 Hz.  
*kCODEC\_AudioSampleRate44100Hz* Sample rate 44100 Hz.  
*kCODEC\_AudioSampleRate48KHz* Sample rate 48000 Hz.  
*kCODEC\_AudioSampleRate96KHz* Sample rate 96000 Hz.  
*kCODEC\_AudioSampleRate192KHz* Sample rate 192000 Hz.  
*kCODEC\_AudioSampleRate384KHz* Sample rate 384000 Hz.

#### 45.2.5.4 anonymous enum

Enumerator

*kCODEC\_AudioBitWidth16bit* audio bit width 16  
*kCODEC\_AudioBitWidth20bit* audio bit width 20  
*kCODEC\_AudioBitWidth24bit* audio bit width 24  
*kCODEC\_AudioBitWidth32bit* audio bit width 32

#### 45.2.5.5 enum \_codec\_module

Enumerator

*kCODEC\_ModuleADC* codec module ADC

***kCODEC\_ModuleDAC*** codec module DAC  
***kCODEC\_ModulePGA*** codec module PGA  
***kCODEC\_ModuleHeadphone*** codec module headphone  
***kCODEC\_ModuleSpeaker*** codec module speaker  
***kCODEC\_ModuleLinein*** codec module linein  
***kCODEC\_ModuleLineout*** codec module lineout  
***kCODEC\_ModuleVref*** codec module VREF  
***kCODEC\_ModuleMicbias*** codec module MIC BIAS  
***kCODEC\_ModuleMic*** codec module MIC  
***kCODEC\_ModuleI2SIn*** codec module I2S in  
***kCODEC\_ModuleI2SOut*** codec module I2S out  
***kCODEC\_ModuleMixer*** codec module mixer

#### 45.2.5.6 enum \_codec\_module\_ctrl\_cmd

Enumerator

***kCODEC\_ModuleSwitchI2SInInterface*** module digital interface swtch.

#### 45.2.5.7 anonymous enum

Enumerator

***kCODEC\_ModuleI2SInInterfacePCM*** Pcm interface.  
***kCODEC\_ModuleI2SInInterfaceDSD*** DSD interface.

#### 45.2.5.8 anonymous enum

Enumerator

***kCODEC\_RecordSourceDifferentialLine*** record source from differential line  
***kCODEC\_RecordSourceLineInput*** record source from line input  
***kCODEC\_RecordSourceDifferentialMic*** record source from differential mic  
***kCODEC\_RecordSourceDigitalMic*** record source from digital microphone  
***kCODEC\_RecordSourceSingleEndMic*** record source from single microphone

#### 45.2.5.9 anonymous enum

Enumerator

***kCODEC\_RecordChannelLeft1*** left record channel 1  
***kCODEC\_RecordChannelLeft2*** left record channel 2  
***kCODEC\_RecordChannelLeft3*** left record channel 3  
***kCODEC\_RecordChannelRight1*** right record channel 1

*kCODEC\_RecordChannelRight2* right record channel 2  
*kCODEC\_RecordChannelRight3* right record channel 3  
*kCODEC\_RecordChannelDifferentialPositive1* differential positive record channel 1  
*kCODEC\_RecordChannelDifferentialPositive2* differential positive record channel 2  
*kCODEC\_RecordChannelDifferentialPositive3* differential positive record channel 3  
*kCODEC\_RecordChannelDifferentialNegative1* differential negative record channel 1  
*kCODEC\_RecordChannelDifferentialNegative2* differential negative record channel 2  
*kCODEC\_RecordChannelDifferentialNegative3* differential negative record channel 3

#### 45.2.5.10 anonymous enum

Enumerator

*kCODEC\_PlaySourcePGA* play source PGA, bypass ADC  
*kCODEC\_PlaySourceInput* play source Input3  
*kCODEC\_PlaySourceDAC* play source DAC  
*kCODEC\_PlaySourceMixerIn* play source mixer in  
*kCODEC\_PlaySourceMixerInLeft* play source mixer in left  
*kCODEC\_PlaySourceMixerInRight* play source mixer in right  
*kCODEC\_PlaySourceAux* play source mixer in AUx

#### 45.2.5.11 anonymous enum

Enumerator

*kCODEC\_PlayChannelHeadphoneLeft* play channel headphone left  
*kCODEC\_PlayChannelHeadphoneRight* play channel headphone right  
*kCODEC\_PlayChannelSpeakerLeft* play channel speaker left  
*kCODEC\_PlayChannelSpeakerRight* play channel speaker right  
*kCODEC\_PlayChannelLineOutLeft* play channel lineout left  
*kCODEC\_PlayChannelLineOutRight* play channel lineout right  
*kCODEC\_PlayChannelLeft0* play channel left0  
*kCODEC\_PlayChannelRight0* play channel right0  
*kCODEC\_PlayChannelLeft1* play channel left1  
*kCODEC\_PlayChannelRight1* play channel right1  
*kCODEC\_PlayChannelLeft2* play channel left2  
*kCODEC\_PlayChannelRight2* play channel right2  
*kCODEC\_PlayChannelLeft3* play channel left3  
*kCODEC\_PlayChannelRight3* play channel right3

#### 45.2.5.12 anonymous enum

Enumerator

*kCODEC\_VolumeHeadphoneLeft* headphone left volume

***kCODEC\_VolumeHeadphoneRight*** headphone right volume  
***kCODEC\_VolumeSpeakerLeft*** speaker left volume  
***kCODEC\_VolumeSpeakerRight*** speaker right volume  
***kCODEC\_VolumeLineOutLeft*** lineout left volume  
***kCODEC\_VolumeLineOutRight*** lineout right volume  
***kCODEC\_VolumeLeft0*** left0 volume  
***kCODEC\_VolumeRight0*** right0 volume  
***kCODEC\_VolumeLeft1*** left1 volume  
***kCODEC\_VolumeRight1*** right1 volume  
***kCODEC\_VolumeLeft2*** left2 volume  
***kCODEC\_VolumeRight2*** right2 volume  
***kCODEC\_VolumeLeft3*** left3 volume  
***kCODEC\_VolumeRight3*** right3 volume  
***kCODEC\_VolumeDAC*** dac volume

#### 45.2.5.13 anonymous enum

Enumerator

***kCODEC\_SupportModuleADC*** codec capability of module ADC  
***kCODEC\_SupportModuleDAC*** codec capability of module DAC  
***kCODEC\_SupportModulePGA*** codec capability of module PGA  
***kCODEC\_SupportModuleHeadphone*** codec capability of module headphone  
***kCODEC\_SupportModuleSpeaker*** codec capability of module speaker  
***kCODEC\_SupportModuleLinein*** codec capability of module linein  
***kCODEC\_SupportModuleLineout*** codec capability of module lineout  
***kCODEC\_SupportModuleVref*** codec capability of module vref  
***kCODEC\_SupportModuleMicbias*** codec capability of module mic bias  
***kCODEC\_SupportModuleMic*** codec capability of module mic bias  
***kCODEC\_SupportModuleI2SIn*** codec capability of module I2S in  
***kCODEC\_SupportModuleI2SOut*** codec capability of module I2S out  
***kCODEC\_SupportModuleMixer*** codec capability of module mixer  
***kCODEC\_SupportModuleI2SInSwitchInterface*** codec capability of module I2S in switch interface

***kCODEC\_SupportPlayChannelLeft0*** codec capability of play channel left 0  
***kCODEC\_SupportPlayChannelRight0*** codec capability of play channel right 0  
***kCODEC\_SupportPlayChannelLeft1*** codec capability of play channel left 1  
***kCODEC\_SupportPlayChannelRight1*** codec capability of play channel right 1  
***kCODEC\_SupportPlayChannelLeft2*** codec capability of play channel left 2  
***kCODEC\_SupportPlayChannelRight2*** codec capability of play channel right 2  
***kCODEC\_SupportPlayChannelLeft3*** codec capability of play channel left 3  
***kCODEC\_SupportPlayChannelRight3*** codec capability of play channel right 3  
***kCODEC\_SupportPlaySourcePGA*** codec capability of set playback source PGA  
***kCODEC\_SupportPlaySourceInput*** codec capability of set playback source INPUT  
***kCODEC\_SupportPlaySourceDAC*** codec capability of set playback source DAC

*kCODEC\_SupportPlaySourceMixerIn* codec capability of set play source Mixer in  
*kCODEC\_SupportPlaySourceMixerInLeft* codec capability of set play source Mixer in left  
*kCODEC\_SupportPlaySourceMixerInRight* codec capability of set play source Mixer in right  
*kCODEC\_SupportPlaySourceAux* codec capability of set play source aux  
*kCODEC\_SupportRecordSourceDifferentialLine* codec capability of record source differential line

*kCODEC\_SupportRecordSourceLineInput* codec capability of record source line input  
*kCODEC\_SupportRecordSourceDifferentialMic* codec capability of record source differential mic

*kCODEC\_SupportRecordSourceDigitalMic* codec capability of record digital mic  
*kCODEC\_SupportRecordSourceSingleEndMic* codec capability of single end mic  
*kCODEC\_SupportRecordChannelLeft1* left record channel 1  
*kCODEC\_SupportRecordChannelLeft2* left record channel 2  
*kCODEC\_SupportRecordChannelLeft3* left record channel 3  
*kCODEC\_SupportRecordChannelRight1* right record channel 1  
*kCODEC\_SupportRecordChannelRight2* right record channel 2  
*kCODEC\_SupportRecordChannelRight3* right record channel 3

## 45.2.6 Function Documentation

### 45.2.6.1 `status_t CODEC_Init ( codec_handle_t * handle, codec_config_t * config )`

Parameters

|               |                       |
|---------------|-----------------------|
| <i>handle</i> | codec handle.         |
| <i>config</i> | codec configurations. |

Returns

kStatus\_Success is success, else de-initial failed.

### 45.2.6.2 `status_t CODEC_Deinit ( codec_handle_t * handle )`

Parameters

|               |               |
|---------------|---------------|
| <i>handle</i> | codec handle. |
|---------------|---------------|

Returns

kStatus\_Success is success, else de-initial failed.

**45.2.6.3** `status_t CODEC_SetFormat ( codec_handle_t * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth )`



## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>handle</i>     | codec handle.                 |
| <i>mclk</i>       | master clock frequency in HZ. |
| <i>sampleRate</i> | sample rate in HZ.            |
| <i>bitWidth</i>   | bit width.                    |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.2.6.4 status\_t CODEC\_ModuleControl ( codec\_handle\_t \* *handle*, codec\_module\_ctrl\_cmd\_t *cmd*, uint32\_t *data* )

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature.

## Parameters

|               |                                                                                                                                                                                                                                                                       |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | codec handle.                                                                                                                                                                                                                                                         |
| <i>cmd</i>    | module control cmd, reference _codec_module_ctrl_cmd.                                                                                                                                                                                                                 |
| <i>data</i>   | value to write, when cmd is kCODEC_ModuleRecordSourceChannel, the data should be a value combine of channel and source, please reference macro CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN), reference codec specific driver for detail configurations. |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.2.6.5 status\_t CODEC\_SetVolume ( codec\_handle\_t \* *handle*, uint32\_t *channel*, uint32\_t *volume* )

## Parameters

|                |                                                                                                                                            |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>  | codec handle.                                                                                                                              |
| <i>channel</i> | audio codec volume channel, can be a value or combine value of <code>_codec_volume_capability</code> or <code>_codec_play_channel</code> . |
| <i>volume</i>  | volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.                                                                 |

Returns

`kStatus_Success` is success, else configure failed.

**45.2.6.6** `status_t CODEC_SetMute ( codec_handle_t * handle, uint32_t channel, bool mute )`

Parameters

|                |                                                                                                                                            |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>  | codec handle.                                                                                                                              |
| <i>channel</i> | audio codec volume channel, can be a value or combine value of <code>_codec_volume_capability</code> or <code>_codec_play_channel</code> . |
| <i>mute</i>    | true is mute, false is unmute.                                                                                                             |

Returns

`kStatus_Success` is success, else configure failed.

**45.2.6.7** `status_t CODEC_SetPower ( codec_handle_t * handle, codec_module_t module, bool powerOn )`

Parameters

|                |                                        |
|----------------|----------------------------------------|
| <i>handle</i>  | codec handle.                          |
| <i>module</i>  | audio codec module.                    |
| <i>powerOn</i> | true is power on, false is power down. |

Returns

`kStatus_Success` is success, else configure failed.

**45.2.6.8** `status_t CODEC_SetRecord ( codec_handle_t * handle, uint32_t recordSource )`

## Parameters

|                     |                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------|
| <i>handle</i>       | codec handle.                                                                                     |
| <i>recordSource</i> | audio codec record source, can be a value or combine value of <code>_codec_record_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.2.6.9 `status_t CODEC_SetRecordChannel ( codec_handle_t * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel )`

## Parameters

|                            |                                                                                                                                                     |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | codec handle.                                                                                                                                       |
| <i>leftRecord-Channel</i>  | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value combine of member in <code>_codec_record_channel</code> . |
| <i>rightRecord-Channel</i> | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value combine of member in <code>_codec_record_channel</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.2.6.10 `status_t CODEC_SetPlay ( codec_handle_t * handle, uint32_t playSource )`

## Parameters

|                   |                                                                                               |
|-------------------|-----------------------------------------------------------------------------------------------|
| <i>handle</i>     | codec handle.                                                                                 |
| <i>playSource</i> | audio codec play source, can be a value or combine value of <code>_codec_play_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

## 45.3 CODEC I2C Driver

### 45.3.1 Overview

The codec common driver provides a codec control abstraction interface.

#### Data Structures

- struct `_codec_i2c_config`  
*CODEC I2C configurations structure. [More...](#)*

#### Macros

- #define `CODEC_I2C_MASTER_HANDLER_SIZE` `HAL_I2C_MASTER_HANDLE_SIZE`  
*codec i2c handler*

#### Typedefs

- typedef enum `_codec_reg_addr` `codec_reg_addr_t`  
*CODEC device register address type.*
- typedef enum `_codec_reg_width` `codec_reg_width_t`  
*CODEC device register width.*
- typedef struct `_codec_i2c_config` `codec_i2c_config_t`  
*CODEC I2C configurations structure.*

#### Enumerations

- enum `_codec_reg_addr` {  
  `kCODEC_RegAddr8Bit` = 1U,  
  `kCODEC_RegAddr16Bit` = 2U }  
*CODEC device register address type.*
- enum `_codec_reg_width` {  
  `kCODEC_RegWidth8Bit` = 1U,  
  `kCODEC_RegWidth16Bit` = 2U,  
  `kCODEC_RegWidth32Bit` = 4U }  
*CODEC device register width.*

#### Functions

- `status_t CODEC_I2C_Init` (void \*handle, uint32\_t i2cInstance, uint32\_t i2cBaudrate, uint32\_t i2cSourceClockHz)  
*Codec i2c bus initialization.*
- `status_t CODEC_I2C_Deinit` (void \*handle)

*Codec i2c de-initialization.*

- `status_t CODEC_I2C_Send` (void \*handle, uint8\_t deviceAddress, uint32\_t subAddress, uint8\_t subaddressSize, uint8\_t \*txBuff, uint8\_t txBuffSize)

*codec i2c send function.*

- `status_t CODEC_I2C_Receive` (void \*handle, uint8\_t deviceAddress, uint32\_t subAddress, uint8\_t subaddressSize, uint8\_t \*rxBuff, uint8\_t rxBuffSize)

*codec i2c receive function.*

## 45.3.2 Data Structure Documentation

### 45.3.2.1 struct \_codec\_i2c\_config

#### Data Fields

- uint32\_t `codecI2CInstance`  
*i2c bus instance*
- uint32\_t `codecI2CSourceClock`  
*i2c bus source clock frequency*

## 45.3.3 Typedef Documentation

### 45.3.3.1 typedef enum \_codec\_reg\_addr codec\_reg\_addr\_t

### 45.3.3.2 typedef enum \_codec\_reg\_width codec\_reg\_width\_t

## 45.3.4 Enumeration Type Documentation

### 45.3.4.1 enum \_codec\_reg\_addr

Enumerator

- kCODEC\_RegAddr8Bit* 8-bit register address.
- kCODEC\_RegAddr16Bit* 16-bit register address.

### 45.3.4.2 enum \_codec\_reg\_width

Enumerator

- kCODEC\_RegWidth8Bit* 8-bit register width.
- kCODEC\_RegWidth16Bit* 16-bit register width.
- kCODEC\_RegWidth32Bit* 32-bit register width.

### 45.3.5 Function Documentation

45.3.5.1 `status_t CODEC_I2C_Init ( void * handle, uint32_t i2cInstance, uint32_t i2cBaudrate, uint32_t i2cSourceClockHz )`

## Parameters

|                          |                                                                     |
|--------------------------|---------------------------------------------------------------------|
| <i>handle</i>            | i2c master handle.                                                  |
| <i>i2cInstance</i>       | instance number of the i2c bus, such as 0 is corresponding to I2C0. |
| <i>i2cBaudrate</i>       | i2c baudrate.                                                       |
| <i>i2cSource-ClockHz</i> | i2c source clock frequency.                                         |

## Returns

kStatus\_HAL\_I2cSuccess is success, else initial failed.

**45.3.5.2 status\_t CODEC\_I2C\_Deinit ( void \* *handle* )**

## Parameters

|               |                    |
|---------------|--------------------|
| <i>handle</i> | i2c master handle. |
|---------------|--------------------|

## Returns

kStatus\_HAL\_I2cSuccess is success, else deinitial failed.

**45.3.5.3 status\_t CODEC\_I2C\_Send ( void \* *handle*, uint8\_t *deviceAddress*, uint32\_t *subAddress*, uint8\_t *subaddressSize*, uint8\_t \* *txBuff*, uint8\_t *txBuffSize* )**

## Parameters

|                       |                         |
|-----------------------|-------------------------|
| <i>handle</i>         | i2c master handle.      |
| <i>deviceAddress</i>  | codec device address.   |
| <i>subAddress</i>     | register address.       |
| <i>subaddressSize</i> | register address width. |
| <i>txBuff</i>         | tx buffer pointer.      |
| <i>txBuffSize</i>     | tx buffer size.         |

## Returns

kStatus\_HAL\_I2cSuccess is success, else send failed.

**45.3.5.4 status\_t CODEC\_I2C\_Receive ( void \* *handle*, uint8\_t *deviceAddress*, uint32\_t *subAddress*, uint8\_t *subaddressSize*, uint8\_t \* *rxBuff*, uint8\_t *rxBuffSize* )**

## Parameters

|                       |                         |
|-----------------------|-------------------------|
| <i>handle</i>         | i2c master handle.      |
| <i>deviceAddress</i>  | codec device address.   |
| <i>subAddress</i>     | register address.       |
| <i>subaddressSize</i> | register address width. |
| <i>rxBuff</i>         | rx buffer pointer.      |
| <i>rxBuffSize</i>     | rx buffer size.         |

## Returns

kStatus\_HAL\_I2cSuccess is success, else receive failed.



## 45.4 CS42888 Driver

### 45.4.1 Overview

The cs42888 driver provides a codec control interface.

### Data Structures

- struct `_cs42888_audio_format`  
*cs42888 audio format [More...](#)*
- struct `cs42888_config`  
*Initialize structure of CS42888. [More...](#)*
- struct `_cs42888_handle`  
*cs42888 handler [More...](#)*

### Macros

- #define `CS42888_I2C_HANDLER_SIZE` `CODEC_I2C_MASTER_HANDLER_SIZE`  
*CS42888 handle size.*
- #define `CS42888_ID` `0x01U`  
*Define the register address of CS42888.*
- #define `CS42888_AOUT_MAX_VOLUME_VALUE` `0xFFU`  
*CS42888 volume setting range.*
- #define `CS42888_CACHEREGNUM` `28U`  
*Cache register number.*
- #define `CS42888_I2C_ADDR` `0x48U`  
*CS42888 I2C address.*
- #define `CS42888_I2C_BITRATE` `(100000U)`  
*CS42888 I2C baudrate.*

### Typedefs

- typedef void(\* `cs42888_reset` )(bool state)  
*cs42888 reset function pointer*
- typedef enum `_CS42888_func_mode` `cs42888_func_mode`  
*CS42888 support modes.*
- typedef enum `_CS42888_module` `cs42888_module_t`  
*Modules in CS42888 board.*
- typedef enum `_CS42888_bus` `cs42888_bus_t`  
*CS42888 supported audio bus type.*
- typedef struct `_cs42888_audio_format` `cs42888_audio_format_t`  
*cs42888 audio format*
- typedef struct `cs42888_config` `cs42888_config_t`  
*Initialize structure of CS42888.*
- typedef struct `_cs42888_handle` `cs42888_handle_t`  
*cs42888 handler*

## Enumerations

- `enum _CS42888_func_mode` {  
`kCS42888_ModeMasterSSM = 0x0,`  
`kCS42888_ModeMasterDSM = 0x1,`  
`kCS42888_ModeMasterQSM = 0x2,`  
`kCS42888_ModeSlave = 0x3 }`  
*CS42888 support modes.*
- `enum _CS42888_module` {  
`kCS42888_ModuleDACPair1 = 0x2,`  
`kCS42888_ModuleDACPair2 = 0x4,`  
`kCS42888_ModuleDACPair3 = 0x8,`  
`kCS42888_ModuleDACPair4 = 0x10,`  
`kCS42888_ModuleADCPair1 = 0x20,`  
`kCS42888_ModuleADCPair2 = 0x40 }`  
*Modules in CS42888 board.*
- `enum _CS42888_bus` {  
`kCS42888_BusLeftJustified = 0x0,`  
`kCS42888_BusI2S = 0x1,`  
`kCS42888_BusRightJustified = 0x2,`  
`kCS42888_BusOL1 = 0x4,`  
`kCS42888_BusOL2 = 0x5,`  
`kCS42888_BusTDM = 0x6 }`  
*CS42888 supported audio bus type.*
- `enum` {  
`kCS42888_AOUT1 = 1U,`  
`kCS42888_AOUT2 = 2U,`  
`kCS42888_AOUT3 = 3U,`  
`kCS42888_AOUT4 = 4U,`  
`kCS42888_AOUT5 = 5U,`  
`kCS42888_AOUT6 = 6U,`  
`kCS42888_AOUT7 = 7U,`  
`kCS42888_AOUT8 = 8U }`  
*CS428888 play channel.*

## Functions

- `status_t CS42888_Init` (`cs42888_handle_t *handle`, `cs42888_config_t *config`)  
*CS42888 initialize function.*
- `status_t CS42888_Deinit` (`cs42888_handle_t *handle`)  
*Deinit the CS42888 codec.*
- `status_t CS42888_SetProtocol` (`cs42888_handle_t *handle`, `cs42888_bus_t protocol`, `uint32_t bit-Width`)  
*Set the audio transfer protocol.*
- `void CS42888_SetFuncMode` (`cs42888_handle_t *handle`, `cs42888_func_mode mode`)  
*Set CS42888 to differernt working mode.*

- `status_t CS42888_SelectFunctionalMode` (`cs42888_handle_t *handle`, `cs42888_func_mode` `adcMode`, `cs42888_func_mode` `dacMode`)  
*Set CS42888 to different functional mode.*
- `status_t CS42888_SetAOUTVolume` (`cs42888_handle_t *handle`, `uint8_t` `channel`, `uint8_t` `volume`)  
*Set the volume of different modules in CS42888.*
- `status_t CS42888_SetAINVolume` (`cs42888_handle_t *handle`, `uint8_t` `channel`, `uint8_t` `volume`)  
*Set the volume of different modules in CS42888.*
- `uint8_t CS42888_GetAOUTVolume` (`cs42888_handle_t *handle`, `uint8_t` `channel`)  
*Get the volume of different AOUT channel in CS42888.*
- `uint8_t CS42888_GetAINVolume` (`cs42888_handle_t *handle`, `uint8_t` `channel`)  
*Get the volume of different AIN channel in CS42888.*
- `status_t CS42888_SetMute` (`cs42888_handle_t *handle`, `uint8_t` `channelMask`)  
*Mute modules in CS42888.*
- `status_t CS42888_SetChannelMute` (`cs42888_handle_t *handle`, `uint8_t` `channel`, `bool` `isMute`)  
*Mute channel modules in CS42888.*
- `status_t CS42888_SetModule` (`cs42888_handle_t *handle`, `cs42888_module_t` `module`, `bool` `isEnabled`)  
*Enable/disable expected devices.*
- `status_t CS42888_ConfigDataFormat` (`cs42888_handle_t *handle`, `uint32_t` `mclk`, `uint32_t` `sample_rate`, `uint32_t` `bits`)  
*Configure the data format of audio data.*
- `status_t CS42888_WriteReg` (`cs42888_handle_t *handle`, `uint8_t` `reg`, `uint8_t` `val`)  
*Write register to CS42888 using I2C.*
- `status_t CS42888_ReadReg` (`cs42888_handle_t *handle`, `uint8_t` `reg`, `uint8_t *val`)  
*Read register from CS42888 using I2C.*
- `status_t CS42888_ModifyReg` (`cs42888_handle_t *handle`, `uint8_t` `reg`, `uint8_t` `mask`, `uint8_t` `val`)  
*Modify some bits in the register using I2C.*

## Driver version

- `#define FSL_CS42888_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 3)`)  
*cs42888 driver version 2.1.3.*

## 45.4.2 Data Structure Documentation

### 45.4.2.1 struct `_cs42888_audio_format`

#### Data Fields

- `uint32_t` `mclk_HZ`  
*master clock frequency*
- `uint32_t` `sampleRate`  
*sample rate*
- `uint32_t` `bitWidth`  
*bit width*

### 45.4.2.2 struct cs42888\_config

#### Data Fields

- [cs42888\\_bus\\_t](#) bus  
*Audio transfer protocol.*
- [cs42888\\_audio\\_format\\_t](#) format  
*cs42888 audio format*
- [cs42888\\_func\\_mode](#) ADCMode  
*CS42888 ADC function mode.*
- [cs42888\\_func\\_mode](#) DACMode  
*CS42888 DAC function mode.*
- bool [master](#)  
*true is master, false is slave*
- [codec\\_i2c\\_config\\_t](#) i2cConfig  
*i2c bus configuration*
- [uint8\\_t](#) [slaveAddress](#)  
*slave address*
- [cs42888\\_reset](#) reset  
*reset function pointer*

#### Field Documentation

(1) [cs42888\\_func\\_mode](#) [cs42888\\_config::ADCMode](#)

(2) [cs42888\\_func\\_mode](#) [cs42888\\_config::DACMode](#)

### 45.4.2.3 struct \_cs42888\_handle

#### Data Fields

- [cs42888\\_config\\_t](#) \* [config](#)  
*cs42888 config pointer*
- [uint8\\_t](#) [i2cHandle](#) [[CS42888\\_I2C\\_HANDLER\\_SIZE](#)]  
*i2c handle pointer*

### 45.4.3 Macro Definition Documentation

45.4.3.1 `#define FSL_CS42888_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`

45.4.3.2 `#define CS42888_ID 0x01U`

45.4.3.3 `#define CS42888_I2C_ADDR 0x48U`

### 45.4.4 Typedef Documentation

45.4.4.1 `typedef enum _CS42888_func_mode cs42888_func_mode`

45.4.4.2 `typedef enum _CS42888_module cs42888_module_t`

45.4.4.3 `typedef enum _CS42888_bus cs42888_bus_t`

### 45.4.5 Enumeration Type Documentation

#### 45.4.5.1 `enum _CS42888_func_mode`

Enumerator

*kCS42888\_ModeMasterSSM* master single speed mode  
*kCS42888\_ModeMasterDSM* master dual speed mode  
*kCS42888\_ModeMasterQSM* master quad speed mode  
*kCS42888\_ModeSlave* master single speed mode

#### 45.4.5.2 `enum _CS42888_module`

Enumerator

*kCS42888\_ModuleDACPair1* DAC pair1 (AOUT1 and AOUT2) module in CS42888.  
*kCS42888\_ModuleDACPair2* DAC pair2 (AOUT3 and AOUT4) module in CS42888.  
*kCS42888\_ModuleDACPair3* DAC pair3 (AOUT5 and AOUT6) module in CS42888.  
*kCS42888\_ModuleDACPair4* DAC pair4 (AOUT7 and AOUT8) module in CS42888.  
*kCS42888\_ModuleADCPair1* ADC pair1 (AIN1 and AIN2) module in CS42888.  
*kCS42888\_ModuleADCPair2* ADC pair2 (AIN3 and AIN4) module in CS42888.

#### 45.4.5.3 `enum _CS42888_bus`

Enumerator

*kCS42888\_BusLeftJustified* Left justified format, up to 24 bits.

*kCS42888\_BusI2S* I2S format, up to 24 bits.

*kCS42888\_BusRightJustified* Right justified, can support 16bits and 24 bits.

*kCS42888\_BusOL1* One-Line #1 mode.

*kCS42888\_BusOL2* One-Line #2 mode.

*kCS42888\_BusTDM* TDM mode.

#### 45.4.5.4 anonymous enum

Enumerator

*kCS42888\_AOUT1* aout1

*kCS42888\_AOUT2* aout2

*kCS42888\_AOUT3* aout3

*kCS42888\_AOUT4* aout4

*kCS42888\_AOUT5* aout5

*kCS42888\_AOUT6* aout6

*kCS42888\_AOUT7* aout7

*kCS42888\_AOUT8* aout8

#### 45.4.6 Function Documentation

##### 45.4.6.1 `status_t CS42888_Init ( cs42888_handle_t * handle, cs42888_config_t * config )`

The second parameter is NULL to CS42888 in this version. If users want to change the settings, they have to use `cs42888_write_reg()` or `cs42888_modify_reg()` to set the register value of CS42888. Note: If the `codec_config` is NULL, it would initialize CS42888 using default settings. The default setting: `codec_config->bus = kCS42888_BusI2S` `codec_config->ADCmode = kCS42888_ModeSlave` `codec_config->DACmode = kCS42888_ModeSlave`

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>handle</i> | CS42888 handle structure.        |
| <i>config</i> | CS42888 configuration structure. |

##### 45.4.6.2 `status_t CS42888_Deinit ( cs42888_handle_t * handle )`

This function close all modules in CS42888 to save power.

Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>handle</i> | CS42888 handle structure pointer. |
|---------------|-----------------------------------|

**45.4.6.3** `status_t CS42888_SetProtocol ( cs42888_handle_t * handle, cs42888_bus_t protocol, uint32_t bitWidth )`

CS42888 only supports I2S, left justified, right justified, PCM A, PCM B format.

Parameters

|                 |                               |
|-----------------|-------------------------------|
| <i>handle</i>   | CS42888 handle structure.     |
| <i>protocol</i> | Audio data transfer protocol. |
| <i>bitWidth</i> | bit width                     |

**45.4.6.4** `void CS42888_SetFuncMode ( cs42888_handle_t * handle, cs42888_func_mode mode )`

**Deprecated** api, Do not use it anymore. It has been superseded by [CS42888\\_SelectFunctionalMode](#).

Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>handle</i> | CS42888 handle structure.          |
| <i>mode</i>   | different working mode of CS42888. |

**45.4.6.5** `status_t CS42888_SelectFunctionalMode ( cs42888_handle_t * handle, cs42888_func_mode adcMode, cs42888_func_mode dacMode )`

Parameters

|                |                                    |
|----------------|------------------------------------|
| <i>handle</i>  | CS42888 handle structure.          |
| <i>adcMode</i> | different working mode of CS42888. |
| <i>dacMode</i> | different working mode of CS42888. |

**45.4.6.6** `status_t CS42888_SetAOUTVolume ( cs42888_handle_t * handle, uint8_t channel, uint8_t volume )`

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|                |                                |
|----------------|--------------------------------|
| <i>handle</i>  | CS42888 handle structure.      |
| <i>channel</i> | AOUT channel, it shall be 1~8. |
| <i>volume</i>  | Volume value need to be set.   |

#### 45.4.6.7 **status\_t CS42888\_SetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel*, uint8\_t *volume* )**

This function would set the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|                |                               |
|----------------|-------------------------------|
| <i>handle</i>  | CS42888 handle structure.     |
| <i>channel</i> | AIN channel, it shall be 1~4. |
| <i>volume</i>  | Volume value need to be set.  |

#### 45.4.6.8 **uint8\_t CS42888\_GetAOUTVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|                |                                |
|----------------|--------------------------------|
| <i>handle</i>  | CS42888 handle structure.      |
| <i>channel</i> | AOUT channel, it shall be 1~8. |

#### 45.4.6.9 **uint8\_t CS42888\_GetAINVolume ( cs42888\_handle\_t \* *handle*, uint8\_t *channel* )**

This function gets the volume of CS42888 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters



|                |                               |
|----------------|-------------------------------|
| <i>handle</i>  | CS42888 handle structure.     |
| <i>channel</i> | AIN channel, it shall be 1~4. |

#### 45.4.6.10 `status_t CS42888_SetMute ( cs42888_handle_t * handle, uint8_t channelMask )`

Parameters

|                    |                                                                                                                                                                                                        |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>      | CS42888 handle structure.                                                                                                                                                                              |
| <i>channelMask</i> | Channel mask for mute. Mute channel 0, it shall be 0x1, while mute channel 0 and 1, it shall be 0x3. Mute all channel, it shall be 0xFF. Each bit represent one channel, 1 means mute, 0 means unmute. |

#### 45.4.6.11 `status_t CS42888_SetChannelMute ( cs42888_handle_t * handle, uint8_t channel, bool isMute )`

Parameters

|                |                                                |
|----------------|------------------------------------------------|
| <i>handle</i>  | CS42888 handle structure.                      |
| <i>channel</i> | reference <code>_cs42888_play_channel</code> . |
| <i>isMute</i>  | true is mute, false is unmute.                 |

#### 45.4.6.12 `status_t CS42888_SetModule ( cs42888_handle_t * handle, cs42888_module_t module, bool isEnabled )`

Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | CS42888 handle structure.  |
| <i>module</i>    | Module expected to enable. |
| <i>isEnabled</i> | Enable or disable modules. |

#### 45.4.6.13 `status_t CS42888_ConfigDataFormat ( cs42888_handle_t * handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

## Parameters

|                    |                                                                                                                                             |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>      | CS42888 handle structure pointer.                                                                                                           |
| <i>mclk</i>        | Master clock frequency of I2S.                                                                                                              |
| <i>sample_rate</i> | Sample rate of audio file running in CS42888. CS42888 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate. |
| <i>bits</i>        | Bit depth of audio file (CS42888 only supports 16bit, 20bit, 24bit and 32 bit in HW).                                                       |

#### 45.4.6.14 `status_t CS42888_WriteReg ( cs42888_handle_t * handle, uint8_t reg, uint8_t val )`

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>handle</i> | CS42888 handle structure.               |
| <i>reg</i>    | The register address in CS42888.        |
| <i>val</i>    | Value needs to write into the register. |

#### 45.4.6.15 `status_t CS42888_ReadReg ( cs42888_handle_t * handle, uint8_t reg, uint8_t * val )`

## Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>handle</i> | CS42888 handle structure.        |
| <i>reg</i>    | The register address in CS42888. |
| <i>val</i>    | Value written to.                |

#### 45.4.6.16 `status_t CS42888_ModifyReg ( cs42888_handle_t * handle, uint8_t reg, uint8_t mask, uint8_t val )`

## Parameters

|               |                                                                                  |
|---------------|----------------------------------------------------------------------------------|
| <i>handle</i> | CS42888 handle structure.                                                        |
| <i>reg</i>    | The register address in CS42888.                                                 |
| <i>mask</i>   | The mask code for the bits want to write. The bit you want to write should be 0. |
| <i>val</i>    | Value needs to write into the register.                                          |

## 45.4.7 CS42888 Adapter

### 45.4.7.1 Overview

The cs42888 adapter provides a codec unify control interface.

#### Macros

- #define `HAL_CODEC_CS42888_HANDLER_SIZE` (`CS42888_I2C_HANDLER_SIZE + 4`)  
*codec handler size*

#### Functions

- `status_t HAL_CODEC_CS42888_Init` (void \*handle, void \*config)  
*Codec initialization.*
- `status_t HAL_CODEC_CS42888_Deinit` (void \*handle)  
*Codec de-initialization.*
- `status_t HAL_CODEC_CS42888_SetFormat` (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- `status_t HAL_CODEC_CS42888_SetVolume` (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- `status_t HAL_CODEC_CS42888_SetMute` (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- `status_t HAL_CODEC_CS42888_SetPower` (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- `status_t HAL_CODEC_CS42888_SetRecord` (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- `status_t HAL_CODEC_CS42888_SetRecordChannel` (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- `status_t HAL_CODEC_CS42888_SetPlay` (void \*handle, uint32\_t playSource)  
*codec set play source.*
- `status_t HAL_CODEC_CS42888_ModuleControl` (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static `status_t HAL_CODEC_Init` (void \*handle, void \*config)  
*Codec initialization.*
- static `status_t HAL_CODEC_Deinit` (void \*handle)  
*Codec de-initialization.*
- static `status_t HAL_CODEC_SetFormat` (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static `status_t HAL_CODEC_SetVolume` (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static `status_t HAL_CODEC_SetMute` (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static `status_t HAL_CODEC_SetPower` (void \*handle, uint32\_t module, bool powerOn)

- *set audio codec module power.*  
static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 45.4.7.2 Function Documentation

### 45.4.7.2.1 status\_t HAL\_CODEC\_CS42888\_Init ( void \* handle, void \* config )

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | codec handle.        |
| <i>config</i> | codec configuration. |

Returns

kStatus\_Success is success, else initial failed.

### 45.4.7.2.2 status\_t HAL\_CODEC\_CS42888\_Deinit ( void \* handle )

Parameters

|               |               |
|---------------|---------------|
| <i>handle</i> | codec handle. |
|---------------|---------------|

Returns

kStatus\_Success is success, else de-initial failed.

### 45.4.7.2.3 status\_t HAL\_CODEC\_CS42888\_SetFormat ( void \* handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth )

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>handle</i>     | codec handle.                 |
| <i>mclk</i>       | master clock frequency in HZ. |
| <i>sampleRate</i> | sample rate in HZ.            |
| <i>bitWidth</i>   | bit width.                    |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.4 **status\_t HAL\_CODEC\_CS42888\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )**

## Parameters

|                    |                                                                                   |
|--------------------|-----------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                     |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of _codec_play_channel. |
| <i>volume</i>      | volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.        |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.5 **status\_t HAL\_CODEC\_CS42888\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )**

## Parameters

|                    |                                                                                   |
|--------------------|-----------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                     |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of _codec_play_channel. |
| <i>isMute</i>      | true is mute, false is unmute.                                                    |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.6 **status\_t HAL\_CODEC\_CS42888\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )**

## Parameters

|                |                                        |
|----------------|----------------------------------------|
| <i>handle</i>  | codec handle.                          |
| <i>module</i>  | audio codec module.                    |
| <i>powerOn</i> | true is power on, false is power down. |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.7 status\_t HAL\_CODEC\_CS42888\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>handle</i>       | codec handle.                                                                       |
| <i>recordSource</i> | audio codec record source, can be a value or combine value of _codec_record_source. |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.8 status\_t HAL\_CODEC\_CS42888\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

|                            |                                                                                                                                  |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | codec handle.                                                                                                                    |
| <i>leftRecord-Channel</i>  | audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel. |
| <i>rightRecord-Channel</i> | audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.          |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.4.7.2.9 status\_t HAL\_CODEC\_CS42888\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

|                   |                                                                                               |
|-------------------|-----------------------------------------------------------------------------------------------|
| <i>handle</i>     | codec handle.                                                                                 |
| <i>playSource</i> | audio codec play source, can be a value or combine value of <code>_codec_play_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.4.7.2.10 `status_t HAL_CODEC_CS42888_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

|               |                                                                                                                                                                                                                                                                                                   |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | codec handle.                                                                                                                                                                                                                                                                                     |
| <i>cmd</i>    | module control cmd, reference <code>_codec_module_ctrl_cmd</code> .                                                                                                                                                                                                                               |
| <i>data</i>   | value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations. |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.4.7.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | codec handle.        |
| <i>config</i> | codec configuration. |

## Returns

`kStatus_Success` is success, else initial failed.

#### 45.4.7.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

|               |               |
|---------------|---------------|
| <i>handle</i> | codec handle. |
|---------------|---------------|

## Returns

kStatus\_Success is success, else de-initial failed.

**45.4.7.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>handle</i>     | codec handle.                 |
| <i>mclk</i>       | master clock frequency in HZ. |
| <i>sampleRate</i> | sample rate in HZ.            |
| <i>bitWidth</i>   | bit width.                    |

## Returns

kStatus\_Success is success, else configure failed.

**45.4.7.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

|                    |                                                                                                 |
|--------------------|-------------------------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                                   |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> . |
| <i>volume</i>      | volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.                      |

## Returns

kStatus\_Success is success, else configure failed.

**45.4.7.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`



## Parameters

|                    |                                                                                                 |
|--------------------|-------------------------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                                   |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> . |
| <i>isMute</i>      | true is mute, false is unmute.                                                                  |

## Returns

`kStatus_Success` is success, else configure failed.

**45.4.7.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

|                |                                        |
|----------------|----------------------------------------|
| <i>handle</i>  | codec handle.                          |
| <i>module</i>  | audio codec module.                    |
| <i>powerOn</i> | true is power on, false is power down. |

## Returns

`kStatus_Success` is success, else configure failed.

**45.4.7.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

|                     |                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------|
| <i>handle</i>       | codec handle.                                                                                     |
| <i>recordSource</i> | audio codec record source, can be a value or combine value of <code>_codec_record_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.4.7.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`

## Parameters

|                            |                                                                                                                                                              |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | codec handle.                                                                                                                                                |
| <i>leftRecord-Channel</i>  | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> . |
| <i>rightRecord-Channel</i> | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.4.7.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource ) [inline], [static]`

## Parameters

|                   |                                                                                               |
|-------------------|-----------------------------------------------------------------------------------------------|
| <i>handle</i>     | codec handle.                                                                                 |
| <i>playSource</i> | audio codec play source, can be a value or combine value of <code>_codec_play_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.4.7.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data ) [inline], [static]`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

|               |                                                                                                                                                                                                                                                                                                   |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | codec handle.                                                                                                                                                                                                                                                                                     |
| <i>cmd</i>    | module control cmd, reference <code>_codec_module_ctrl_cmd</code> .                                                                                                                                                                                                                               |
| <i>data</i>   | value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations. |

## Returns

`kStatus_Success` is success, else configure failed.

## 45.5 DA7212 Driver

### 45.5.1 Overview

The da7212 driver provides a codec control interface.

### Data Structures

- struct `_da7212_pll_config`  
*da7212 pll configuration [More...](#)*
- struct `_da7212_audio_format`  
*da7212 audio format [More...](#)*
- struct `da7212_config`  
*DA7212 configure structure. [More...](#)*
- struct `_da7212_handle`  
*da7212 codec handler [More...](#)*

### Macros

- #define `DA7212_I2C_HANDLER_SIZE` `CODEC_I2C_MASTER_HANDLER_SIZE`  
*da7212 handle size*
- #define `DA7212_ADDRESS` `(0x1A)`  
*DA7212 I2C address.*
- #define `DA7212_HEADPHONE_MAX_VOLUME_VALUE` `0x3FU`  
*da7212 volume setting range*

### Typedefs

- typedef enum `_da7212_Input` `da7212_Input_t`  
*DA7212 input source select.*
- typedef enum `_da7212_Output` `da7212_Output_t`  
*DA7212 output device select.*
- typedef enum `_da7212_dac_source` `da7212_dac_source_t`  
*DA7212 functionality.*
- typedef enum `_da7212_volume` `da7212_volume_t`  
*DA7212 volume.*
- typedef enum `_da7212_protocol` `da7212_protocol_t`  
*The audio data transfer protocol choice.*
- typedef enum `_da7212_sys_clk_source` `da7212_sys_clk_source_t`  
*da7212 system clock source*
- typedef enum `_da7212_pll_clk_source` `da7212_pll_clk_source_t`  
*DA7212 pll clock source.*
- typedef enum `_da7212_pll_out_clk` `da7212_pll_out_clk_t`  
*DA7212 output clock frequency.*
- typedef enum `_da7212_master_bits` `da7212_master_bits_t`  
*master mode bits per frame*
- typedef struct `_da7212_pll_config` `da7212_pll_config_t`

- *da7212 pll configuration*
- typedef struct `_da7212_audio_format` `da7212_audio_format_t`  
*da7212 audio format*
- typedef struct `da7212_config` `da7212_config_t`  
*DA7212 configure structure.*
- typedef struct `_da7212_handle` `da7212_handle_t`  
*da7212 codec handler*

## Enumerations

- enum `_da7212_Input` {  
`kDA7212_Input_AUX = 0x0`,  
`kDA7212_Input_MIC1_Dig`,  
`kDA7212_Input_MIC1_An`,  
`kDA7212_Input_MIC2` }  
*DA7212 input source select.*
- enum `_da7212_play_channel` {  
`kDA7212_HeadphoneLeft = 1U`,  
`kDA7212_HeadphoneRight = 2U`,  
`kDA7212_Speaker = 4U` }  
*da7212 play channel*
- enum `_da7212_Output` {  
`kDA7212_Output_HP = 0x0`,  
`kDA7212_Output_SP` }  
*DA7212 output device select.*
- enum `_da7212_module` {  
`kDA7212_ModuleADC`,  
`kDA7212_ModuleDAC`,  
`kDA7212_ModuleHeadphone`,  
`kDA7212_ModuleSpeaker` }  
*DA7212 module.*
- enum `_da7212_dac_source` {  
`kDA7212_DACSourceADC = 0x0U`,  
`kDA7212_DACSourceInputStream = 0x3U` }  
*DA7212 functionality.*
- enum `_da7212_volume` {

- ```

kDA7212_DACGainMute = 0x7,
kDA7212_DACGainM72DB = 0x17,
kDA7212_DACGainM60DB = 0x1F,
kDA7212_DACGainM54DB = 0x27,
kDA7212_DACGainM48DB = 0x2F,
kDA7212_DACGainM42DB = 0x37,
kDA7212_DACGainM36DB = 0x3F,
kDA7212_DACGainM30DB = 0x47,
kDA7212_DACGainM24DB = 0x4F,
kDA7212_DACGainM18DB = 0x57,
kDA7212_DACGainM12DB = 0x5F,
kDA7212_DACGainM6DB = 0x67,
kDA7212_DACGain0DB = 0x6F,
kDA7212_DACGain6DB = 0x77,
kDA7212_DACGain12DB = 0x7F }
    
```
- DA7212 volume.*
- enum `_da7212_protocol` {

```

kDA7212_BusI2S = 0x0,
kDA7212_BusLeftJustified,
kDA7212_BusRightJustified,
kDA7212_BusDSPMode }
    
```

The audio data transfer protocol choice.
 - enum `_da7212_sys_clk_source` {

```

kDA7212_SysClkSourceMCLK = 0U,
kDA7212_SysClkSourcePLL = 1U << 14 }
    
```

da7212 system clock source
 - enum `_da7212_pll_clk_source` { `kDA7212_PLLClkSourceMCLK = 0U` }

DA7212 pll clock source.
 - enum `_da7212_pll_out_clk` {

```

kDA7212_PLLOutputClk11289600 = 11289600U,
kDA7212_PLLOutputClk12288000 = 12288000U }
    
```

DA7212 output clock frequency.
 - enum `_da7212_master_bits` {

```

kDA7212_MasterBits32PerFrame = 0U,
kDA7212_MasterBits64PerFrame = 1U,
kDA7212_MasterBits128PerFrame = 2U,
kDA7212_MasterBits256PerFrame = 3U }
    
```

master mode bits per frame

Functions

- `status_t DA7212_Init (da7212_handle_t *handle, da7212_config_t *codecConfig)`
DA7212 initialize function.
- `status_t DA7212_ConfigAudioFormat (da7212_handle_t *handle, uint32_t masterClock_Hz, uint32_t sampleRate_Hz, uint32_t dataBits)`
Set DA7212 audio format.

- `status_t DA7212_SetPLLConfig` (`da7212_handle_t *handle`, `da7212_pll_config_t *config`)
DA7212 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fl output clock frequency from WM8904 GPIO1.
- `void DA7212_ChangeHPVolume` (`da7212_handle_t *handle`, `da7212_volume_t volume`)
Set DA7212 playback volume.
- `void DA7212_Mute` (`da7212_handle_t *handle`, `bool isMuted`)
Mute or unmute DA7212.
- `void DA7212_ChangeInput` (`da7212_handle_t *handle`, `da7212_Input_t DA7212_Input`)
Set the input data source of DA7212.
- `void DA7212_ChangeOutput` (`da7212_handle_t *handle`, `da7212_Output_t DA7212_Output`)
Set the output device of DA7212.
- `status_t DA7212_SetChannelVolume` (`da7212_handle_t *handle`, `uint32_t channel`, `uint32_t volume`)
Set module volume.
- `status_t DA7212_SetChannelMute` (`da7212_handle_t *handle`, `uint32_t channel`, `bool isMute`)
Set module mute.
- `status_t DA7212_SetProtocol` (`da7212_handle_t *handle`, `da7212_protocol_t protocol`)
Set protocol for DA7212.
- `status_t DA7212_SetMasterModeBits` (`da7212_handle_t *handle`, `uint32_t bitWidth`)
Set master mode bits per frame for DA7212.
- `status_t DA7212_WriteRegister` (`da7212_handle_t *handle`, `uint8_t u8Register`, `uint8_t u8RegisterData`)
Write a register for DA7212.
- `status_t DA7212_ReadRegister` (`da7212_handle_t *handle`, `uint8_t u8Register`, `uint8_t *pu8RegisterData`)
Get a register value of DA7212.
- `status_t DA7212_Deinit` (`da7212_handle_t *handle`)
Deinit DA7212.

Driver version

- `#define FSL_DA7212_DRIVER_VERSION` (`MAKE_VERSION(2, 3, 0)`)
CLOCK driver version 2.3.0.

45.5.2 Data Structure Documentation

45.5.2.1 struct _da7212_pll_config

Data Fields

- `da7212_pll_clk_source_t source`
pll reference clock source
- `uint32_t refClock_HZ`
pll reference clock frequency
- `da7212_pll_out_clk_t outputClock_HZ`
pll output clock frequency

45.5.2.2 struct _da7212_audio_format

Data Fields

- uint32_t `mclk_HZ`
master clock frequency
- uint32_t `sampleRate`
sample rate
- uint32_t `bitWidth`
bit width
- bool `isBclkInvert`
bit clock interv

45.5.2.3 struct da7212_config

Data Fields

- bool `isMaster`
If DA7212 is master, true means master, false means slave.
- `da7212_protocol_t` `protocol`
Audio bus format, can be I2S, LJ, RJ or DSP mode.
- `da7212_dac_source_t` `dacSource`
DA7212 data source.
- `da7212_audio_format_t` `format`
audio format
- uint8_t `slaveAddress`
device address
- `codec_i2c_config_t` `i2cConfig`
i2c configuration
- `da7212_sys_clk_source_t` `sysClkSource`
system clock source
- `da7212_pll_config_t` * `pll`
pll configuration
- `da7212_input_t` `inputSource`
AD212 input source.

Field Documentation

- (1) `bool da7212_config::isMaster`
- (2) `da7212_protocol_t da7212_config::protocol`
- (3) `da7212_dac_source_t da7212_config::dacSource`

45.5.2.4 struct _da7212_handle

Data Fields

- `da7212_config_t` * `config`
da7212 config pointer

- `uint8_t i2cHandle` [DA7212_I2C_HANDLER_SIZE]
i2c handle

45.5.3 Macro Definition Documentation

45.5.3.1 `#define FSL_DA7212_DRIVER_VERSION (MAKE_VERSION(2, 3, 0))`

45.5.4 Enumeration Type Documentation

45.5.4.1 `enum _da7212_Input`

Enumerator

kDA7212_Input_AUX Input from AUX.
kDA7212_Input_MIC1_Dig Input from MIC1 Digital.
kDA7212_Input_MIC1_An Input from Mic1 Analog.
kDA7212_Input_MIC2 Input from MIC2.

45.5.4.2 `enum _da7212_play_channel`

Enumerator

kDA7212_HeadphoneLeft headphone left
kDA7212_HeadphoneRight headphone right
kDA7212_Speaker speaker channel

45.5.4.3 `enum _da7212_Output`

Enumerator

kDA7212_Output_HP Output to headphone.
kDA7212_Output_SP Output to speaker.

45.5.4.4 `enum _da7212_module`

Enumerator

kDA7212_ModuleADC module ADC
kDA7212_ModuleDAC module DAC
kDA7212_ModuleHeadphone module headphone
kDA7212_ModuleSpeaker module speaker

45.5.4.5 enum _da7212_dac_source

Enumerator

kDA7212_DACSourceADC DAC source from ADC.
kDA7212_DACSourceInputStream DAC source from.

45.5.4.6 enum _da7212_volume

Enumerator

kDA7212_DACGainMute Mute DAC.
kDA7212_DACGainM72DB DAC volume -72db.
kDA7212_DACGainM60DB DAC volume -60db.
kDA7212_DACGainM54DB DAC volume -54db.
kDA7212_DACGainM48DB DAC volume -48db.
kDA7212_DACGainM42DB DAC volume -42db.
kDA7212_DACGainM36DB DAC volume -36db.
kDA7212_DACGainM30DB DAC volume -30db.
kDA7212_DACGainM24DB DAC volume -24db.
kDA7212_DACGainM18DB DAC volume -18db.
kDA7212_DACGainM12DB DAC volume -12db.
kDA7212_DACGainM6DB DAC volume -6db.
kDA7212_DACGain0DB DAC volume +0db.
kDA7212_DACGain6DB DAC volume +6db.
kDA7212_DACGain12DB DAC volume +12db.

45.5.4.7 enum _da7212_protocol

Enumerator

kDA7212_BusI2S I2S Type.
kDA7212_BusLeftJustified Left justified.
kDA7212_BusRightJustified Right Justified.
kDA7212_BusDSPMode DSP mode.

45.5.4.8 enum _da7212_sys_clk_source

Enumerator

kDA7212_SysClkSourceMCLK da7212 system clock source from MCLK
kDA7212_SysClkSourcePLL da7212 system clock source from pLL

45.5.4.9 enum _da7212_pll_clk_source

Enumerator

kDA7212_PLLClkSourceMCLK DA7212 PLL clock source from MCLK.

45.5.4.10 enum _da7212_pll_out_clk

Enumerator

kDA7212_PLLOutputClk11289600U output 112896000U

kDA7212_PLLOutputClk12288000 output 12288000U

45.5.4.11 enum _da7212_master_bits

Enumerator

kDA7212_MasterBits32PerFrame master mode bits32 per frame

kDA7212_MasterBits64PerFrame master mode bits64 per frame

kDA7212_MasterBits128PerFrame master mode bits128 per frame

kDA7212_MasterBits256PerFrame master mode bits256 per frame

45.5.5 Function Documentation

45.5.5.1 status_t DA7212_Init (da7212_handle_t * handle, da7212_config_t * codecConfig)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>codecConfig</i>	Codec configure structure. This parameter can be NULL, if NULL, set as default settings. The default setting: <pre>* sgtl_init_t codec_config * codec_config.route = kDA7212_RoutePlayback * codec_config.bus = kDA7212_BusI2S * codec_config.isMaster = false *</pre>

45.5.5.2 status_t DA7212_ConfigAudioFormat (da7212_handle_t * handle, uint32_t masterClock_Hz, uint32_t sampleRate_Hz, uint32_t dataBits)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>masterClock_Hz</i>	Master clock frequency in Hz. If DA7212 is slave, use the frequency of master, if DA7212 as master, it should be 1228000 while sample rate frequency is 8k/12K/16-K/24K/32K/48K/96K, 11289600 while sample rate is 11.025K/22.05K/44.1K
<i>sampleRate_Hz</i>	Sample rate frequency in Hz.
<i>dataBits</i>	How many bits in a word of a audio frame, DA7212 only supports 16/20/24/32 bits.

45.5.5.3 **status_t DA7212_SetPLLConfig (da7212_handle_t * *handle*, da7212_pll_config_t * *config*)**

Parameters

<i>handle</i>	DA7212 handler pointer.
<i>config</i>	PLL configuration pointer.

45.5.5.4 **void DA7212_ChangeHPVolume (da7212_handle_t * *handle*, da7212_volume_t *volume*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>volume</i>	The volume of playback.

45.5.5.5 **void DA7212_Mute (da7212_handle_t * *handle*, bool *isMuted*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>isMuted</i>	True means mute, false means unmute.

45.5.5.6 **void DA7212_ChangeInput (da7212_handle_t * *handle*, da7212_Input_t *DA7212_Input*)**

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_Input</i>	Input data source.

45.5.5.7 void DA7212_ChangeOutput (da7212_handle_t * *handle*, da7212_Output_t *DA7212_Output*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>DA7212_</i> <i>Output</i>	Output device of DA7212.

45.5.5.8 status_t DA7212_SetChannelVolume (da7212_handle_t * *handle*, uint32_t *channel*, uint32_t *volume*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of <code>_da7212_channel</code> .
<i>volume</i>	volume range 0 - 0x3F mapped to range -57dB - 6dB.

45.5.5.9 status_t DA7212_SetChannelMute (da7212_handle_t * *handle*, uint32_t *channel*, bool *isMute*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>channel</i>	shoule be a value of <code>_da7212_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

45.5.5.10 status_t DA7212_SetProtocol (da7212_handle_t * *handle*, da7212_protocol_t *protocol*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>protocol</i>	da7212_protocol_t.

45.5.5.11 status_t DA7212_SetMasterModeBits (da7212_handle_t * *handle*, uint32_t *bitWidth*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>bitWidth</i>	audio data bitwidth.

45.5.5.12 status_t DA7212_WriteRegister (da7212_handle_t * *handle*, uint8_t *u8Register*, uint8_t * *u8RegisterData*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be written.
<i>u8RegisterData</i>	Data to be written into register

45.5.5.13 status_t DA7212_ReadRegister (da7212_handle_t * *handle*, uint8_t *u8Register*, uint8_t * *pu8RegisterData*)

Parameters

<i>handle</i>	DA7212 handle pointer.
<i>u8Register</i>	DA7212 register address to be read.
<i>pu8Register-Data</i>	Pointer where the read out value to be stored.

45.5.5.14 status_t DA7212_Deinit (da7212_handle_t * *handle*)

Parameters

<i>handle</i>	DA7212 handle pointer.
---------------	------------------------

45.5.6 DA7212 Adapter

45.5.6.1 Overview

The da7212 adapter provides a codec unify control interface.

Macros

- #define `HAL_CODEC_DA7212_HANDLER_SIZE` (`DA7212_I2C_HANDLER_SIZE + 4`)
codec handler size

Functions

- `status_t HAL_CODEC_DA7212_Init` (void *handle, void *config)
Codec initialization.
- `status_t HAL_CODEC_DA7212_Deinit` (void *handle)
Codec de-initialization.
- `status_t HAL_CODEC_DA7212_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- `status_t HAL_CODEC_DA7212_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- `status_t HAL_CODEC_DA7212_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- `status_t HAL_CODEC_DA7212_SetPower` (void *handle, uint32_t module, bool powerOn)
set audio codec module power.
- `status_t HAL_CODEC_DA7212_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- `status_t HAL_CODEC_DA7212_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- `status_t HAL_CODEC_DA7212_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- `status_t HAL_CODEC_DA7212_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.
- static `status_t HAL_CODEC_Init` (void *handle, void *config)
Codec initialization.
- static `status_t HAL_CODEC_Deinit` (void *handle)
Codec de-initialization.
- static `status_t HAL_CODEC_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- static `status_t HAL_CODEC_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- static `status_t HAL_CODEC_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- static `status_t HAL_CODEC_SetPower` (void *handle, uint32_t module, bool powerOn)

- *set audio codec module power.*
static [status_t HAL_CODEC_SetRecord](#) (void *handle, uint32_t recordSource)
codec set record source.
- static [status_t HAL_CODEC_SetRecordChannel](#) (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static [status_t HAL_CODEC_SetPlay](#) (void *handle, uint32_t playSource)
codec set play source.
- static [status_t HAL_CODEC_ModuleControl](#) (void *handle, uint32_t cmd, uint32_t data)
codec module control.

45.5.6.2 Function Documentation

45.5.6.2.1 status_t HAL_CODEC_DA7212_Init (void * handle, void * config)

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

45.5.6.2.2 status_t HAL_CODEC_DA7212_Deinit (void * handle)

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.5.6.2.3 status_t HAL_CODEC_DA7212_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.4 status_t HAL_CODEC_DA7212_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.5 status_t HAL_CODEC_DA7212_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.6 status_t HAL_CODEC_DA7212_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.7 status_t HAL_CODEC_DA7212_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.8 status_t HAL_CODEC_DA7212_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.9 status_t HAL_CODEC_DA7212_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.10 `status_t HAL_CODEC_DA7212_ModuleControl (void * handle, uint32_t cmd, uint32_t data)`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.11 `static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

45.5.6.2.12 `static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.5.6.2.13 `static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.14 `static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.5.6.2.15 `static status_t HAL_CODEC_SetMute (void * handle, uint32_t playChannel, bool isMute) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.16 `static status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.17 `static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.18 `static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.19 `static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.5.6.2.20 `static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline], [static]`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

45.6 SGTL5000 Driver

45.6.1 Overview

The sgtl5000 driver provides a codec control interface.

Data Structures

- struct `_sgtl_audio_format`
Audio format configuration. [More...](#)
- struct `_sgtl_config`
Initailize structure of sgtl5000. [More...](#)
- struct `_sgtl_handle`
SGTL codec handler. [More...](#)

Macros

- #define `CHIP_ID` 0x0000U
Define the register address of sgtl5000.
- #define `SGTL5000_HEADPHONE_MAX_VOLUME_VALUE` 0x7FU
SGTL5000 volume setting range.
- #define `SGTL5000_I2C_ADDR` 0x0A
SGTL5000 I2C address.
- #define `SGTL_I2C_HANDLER_SIZE` `CODEC_I2C_MASTER_HANDLER_SIZE`
sgtl handle size
- #define `SGTL_I2C_BITRATE` 100000U
sgtl i2c baudrate

Typedefs

- typedef enum `_sgtl5000_module` `sgtl_module_t`
Modules in Sgl5000 board.
- typedef enum `_sgtl_route` `sgtl_route_t`
Sgl5000 data route.
- typedef enum `_sgtl_protocol` `sgtl_protocol_t`
The audio data transfer protocol choice.
- typedef enum `_sgtl_sclk_edge` `sgtl_sclk_edge_t`
SGTL SCLK valid edge.
- typedef struct `_sgtl_audio_format` `sgtl_audio_format_t`
Audio format configuration.
- typedef struct `_sgtl_config` `sgtl_config_t`
Initailize structure of sgtl5000.
- typedef struct `_sgtl_handle` `sgtl_handle_t`
SGTL codec handler.

Enumerations

- enum `_sgtl5000_module` {
`kSGTL_ModuleADC = 0x0`,
`kSGTL_ModuleDAC`,
`kSGTL_ModuleDAP`,
`kSGTL_ModuleHP`,
`kSGTL_ModuleI2SIN`,
`kSGTL_ModuleI2SOUT`,
`kSGTL_ModuleLineIn`,
`kSGTL_ModuleLineOut`,
`kSGTL_ModuleMicin` }
Modules in Sgtl5000 board.
- enum `_sgtl_route` {
`kSGTL_RouteBypass = 0x0`,
`kSGTL_RoutePlayback`,
`kSGTL_RoutePlaybackandRecord`,
`kSGTL_RoutePlaybackwithDAP`,
`kSGTL_RoutePlaybackwithDAPandRecord`,
`kSGTL_RouteRecord` }
Sgtl5000 data route.
- enum `_sgtl_protocol` {
`kSGTL_BusI2S = 0x0`,
`kSGTL_BusLeftJustified`,
`kSGTL_BusRightJustified`,
`kSGTL_BusPCMA`,
`kSGTL_BusPCMB` }
The audio data transfer protocol choice.
- enum {
`kSGTL_HeadphoneLeft = 0`,
`kSGTL_HeadphoneRight = 1`,
`kSGTL_LineoutLeft = 2`,
`kSGTL_LineoutRight = 3` }
sgtl play channel
- enum {
`kSGTL_RecordSourceLineIn = 0U`,
`kSGTL_RecordSourceMic = 1U` }
sgtl record source _sgtl_record_source
- enum {
`kSGTL_PlaySourceLineIn = 0U`,
`kSGTL_PlaySourceDAC = 1U` }
sgtl play source _stgl_play_source
- enum `_sgtl_sclk_edge` {
`kSGTL_SclkValidEdgeRising = 0U`,
`kSGTL_SclkValidEdgeFailing = 1U` }
SGTL SCLK valid edge.

Functions

- `status_t SGTL_Init (sgtl_handle_t *handle, sgtl_config_t *config)`
sgtl5000 initialize function.
- `status_t SGTL_SetDataRoute (sgtl_handle_t *handle, sgtl_route_t route)`
Set audio data route in sgtl5000.
- `status_t SGTL_SetProtocol (sgtl_handle_t *handle, sgtl_protocol_t protocol)`
Set the audio transfer protocol.
- `void SGTL_SetMasterSlave (sgtl_handle_t *handle, bool master)`
Set sgtl5000 as master or slave.
- `status_t SGTL_SetVolume (sgtl_handle_t *handle, sgtl_module_t module, uint32_t volume)`
Set the volume of different modules in sgtl5000.
- `uint32_t SGTL_GetVolume (sgtl_handle_t *handle, sgtl_module_t module)`
Get the volume of different modules in sgtl5000.
- `status_t SGTL_SetMute (sgtl_handle_t *handle, sgtl_module_t module, bool mute)`
Mute/unmute modules in sgtl5000.
- `status_t SGTL_EnableModule (sgtl_handle_t *handle, sgtl_module_t module)`
Enable expected devices.
- `status_t SGTL_DisableModule (sgtl_handle_t *handle, sgtl_module_t module)`
Disable expected devices.
- `status_t SGTL_Deinit (sgtl_handle_t *handle)`
Deinit the sgtl5000 codec.
- `status_t SGTL_ConfigDataFormat (sgtl_handle_t *handle, uint32_t mclk, uint32_t sample_rate, uint32_t bits)`
Configure the data format of audio data.
- `status_t SGTL_SetPlay (sgtl_handle_t *handle, uint32_t playSource)`
select SGTL codec play source.
- `status_t SGTL_SetRecord (sgtl_handle_t *handle, uint32_t recordSource)`
select SGTL codec record source.
- `status_t SGTL_WriteReg (sgtl_handle_t *handle, uint16_t reg, uint16_t val)`
Write register to sgtl using I2C.
- `status_t SGTL_ReadReg (sgtl_handle_t *handle, uint16_t reg, uint16_t *val)`
Read register from sgtl using I2C.
- `status_t SGTL_ModifyReg (sgtl_handle_t *handle, uint16_t reg, uint16_t clr_mask, uint16_t val)`
Modify some bits in the register using I2C.

Driver version

- `#define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`
CLOCK driver version 2.1.1.

45.6.2 Data Structure Documentation

45.6.2.1 struct_sgtl_audio_format

Data Fields

- `uint32_t mclk_HZ`

- *master clock*
- uint32_t `sampleRate`
Sample rate.
- uint32_t `bitWidth`
Bit width.
- `sgtl_sclk_edge_t` `sclkEdge`
sclk valid edge

45.6.2.2 struct `_sgtl_config`

Data Fields

- `sgtl_route_t` `route`
Audio data route.
- `sgtl_protocol_t` `bus`
Audio transfer protocol.
- bool `master_slave`
Master or slave.
- `sgtl_audio_format_t` `format`
audio format
- uint8_t `slaveAddress`
code device slave address
- `codec_i2c_config_t` `i2cConfig`
i2c bus configuration

Field Documentation

(1) `sgtl_route_t _sgtl_config::route`

(2) `bool _sgtl_config::master_slave`

True means master, false means slave.

45.6.2.3 struct `_sgtl_handle`

Data Fields

- `sgtl_config_t * config`
sgtl config pointer
- uint8_t `i2cHandle` [`SGTL_I2C_HANDLER_SIZE`]
i2c handle

45.6.3 Macro Definition Documentation

45.6.3.1 `#define FSL_SGTL5000_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

45.6.3.2 `#define CHIP_ID 0x0000U`

45.6.3.3 `#define SGTL5000_I2C_ADDR 0x0A`

45.6.4 Typedef Documentation

45.6.4.1 `typedef enum _sgtl5000_module sgtl_module_t`

45.6.4.2 `typedef enum _sgtl_route sgtl_route_t`

Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

45.6.4.3 `typedef enum _sgtl_protocol sgtl_protocol_t`

Sgtl5000 only supports I2S format and PCM format.

45.6.4.4 `typedef struct _sgtl_audio_format sgtl_audio_format_t`

45.6.5 Enumeration Type Documentation

45.6.5.1 `enum _sgtl5000_module`

Enumerator

kSGTL_ModuleADC ADC module in SGTL5000.

kSGTL_ModuleDAC DAC module in SGTL5000.

kSGTL_ModuleDAP DAP module in SGTL5000.

kSGTL_ModuleHP Headphone module in SGTL5000.

kSGTL_ModuleI2SIN I2S-IN module in SGTL5000.

kSGTL_ModuleI2SOUT I2S-OUT module in SGTL5000.

kSGTL_ModuleLineIn Line-in module in SGTL5000.

kSGTL_ModuleLineOut Line-out module in SGTL5000.

kSGTL_ModuleMicin Microphone module in SGTL5000.

45.6.5.2 enum _sgtl_route

Note

Only provide some typical data route, not all route listed. Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

kSGTL_RouteBypass LINEIN->Headphone.
kSGTL_RoutePlayback I2SIN->DAC->Headphone.
kSGTL_RoutePlaybackandRecord I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.
kSGTL_RoutePlaybackwithDAP I2SIN->DAP->DAC->Headphone.
kSGTL_RoutePlaybackwithDAPandRecord I2SIN->DAP->DAC->HP, LINEIN->ADC->I2SOUT.
kSGTL_RouteRecord LINEIN->ADC->I2SOUT.

45.6.5.3 enum _sgtl_protocol

Sgtl5000 only supports I2S format and PCM format.

Enumerator

kSGTL_BusI2S I2S Type.
kSGTL_BusLeftJustified Left justified.
kSGTL_BusRightJustified Right Justified.
kSGTL_BusPCMA PCMA.
kSGTL_BusPCMB PCMB.

45.6.5.4 anonymous enum

Enumerator

kSGTL_HeadphoneLeft headphone left channel
kSGTL_HeadphoneRight headphone right channel
kSGTL_LineoutLeft lineout left channel
kSGTL_LineoutRight lineout right channel

45.6.5.5 anonymous enum

Enumerator

kSGTL_RecordSourceLineIn record source line in
kSGTL_RecordSourceMic record source single end

45.6.5.6 anonymous enum

Enumerator

kSGTL_PlaySourceLineIn play source line in
kSGTL_PlaySourceDAC play source line in

45.6.5.7 enum _sgtl_sclk_edge

Enumerator

kSGTL_SclkValidEdgeRising SCLK valid edge.
kSGTL_SclkValidEdgeFalling SCLK falling edge.

45.6.6 Function Documentation

45.6.6.1 status_t SGTL_Init (sgtl_handle_t * *handle*, sgtl_config_t * *config*)

This function calls SGTL_I2CInit(), and in this function, some configurations are fixed. The second parameter can be NULL. If users want to change the SGTL5000 settings, a configure structure should be prepared.

Note

If the codec_config is NULL, it would initialize sgtl5000 using default settings. The default setting:

```
* sgtl_init_t codec_config
* codec_config.route = kSGTL_RoutePlaybackandRecord
* codec_config.bus = kSGTL_BusI2S
* codec_config.master = slave
*
```

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>config</i>	sgtl5000 configuration structure. If this pointer equals to NULL, it means using the default configuration.

Returns

Initialization status

45.6.6.2 status_t SGTL_SetDataRoute (sgtl_handle_t * *handle*, sgtl_route_t *route*)

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules.

Note

If a new route is set, the previous route would not work.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>route</i>	Audio data route in sgtl5000.

45.6.6.3 status_t SGTL_SetProtocol (sgtl_handle_t * *handle*, sgtl_protocol_t *protocol*)

Sgtl5000 only supports I2S, I2S left, I2S right, PCM A, PCM B format.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>protocol</i>	Audio data transfer protocol.

45.6.6.4 void SGTL_SetMasterSlave (sgtl_handle_t * *handle*, bool *master*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>master</i>	1 represent master, 0 represent slave.

45.6.6.5 status_t SGTL_SetVolume (sgtl_handle_t * *handle*, sgtl_module_t *module*, uint32_t *volume*)

This function would set the volume of sgtl5000 modules. This interface set module volume. The function assume that left channel and right channel has the same volume.

kSGTL_ModuleADC volume range: 0 - 0xF, 0dB - 22.5dB kSGTL_ModuleDAC volume range: 0x3C - 0xF0, 0dB - -90dB kSGTL_ModuleHP volume range: 0 - 0x7F, 12dB - -51.5dB kSGTL_ModuleLineOut volume range: 0 - 0x1F, 0.5dB steps

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>volume</i>	Volume value need to be set. The value is the exact value in register.

45.6.6.6 uint32_t SGTL_GetVolume (sgtl_handle_t * *handle*, sgtl_module_t *module*)

This function gets the volume of sgtl5000 modules. This interface get DAC module volume. The function assume that left channel and right channel has the same volume.

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.

Returns

Module value, the value is exact value in register.

45.6.6.7 status_t SGTL_SetMute (sgtl_handle_t * *handle*, sgtl_module_t *module*, bool *mute*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Sgtl5000 module, such as DAC, ADC and etc.
<i>mute</i>	True means mute, and false means unmute.

45.6.6.8 status_t SGTL_EnableModule (sgtl_handle_t * *handle*, sgtl_module_t *module*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
---------------	----------------------------

<i>module</i>	Module expected to enable.
---------------	----------------------------

45.6.6.9 status_t SGTL_DisableModule (sgtl_handle_t * *handle*, sgtl_module_t *module*)

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>module</i>	Module expected to enable.

45.6.6.10 status_t SGTL_Deinit (sgtl_handle_t * *handle*)

Shut down Sgtl5000 modules.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
---------------	------------------------------------

45.6.6.11 status_t SGTL_ConfigDataFormat (sgtl_handle_t * *handle*, uint32_t *mclk*, uint32_t *sample_rate*, uint32_t *bits*)

This function would configure the registers about the sample rate, bit depths.

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>mclk</i>	Master clock frequency of I2S.
<i>sample_rate</i>	Sample rate of audio file running in sgtl5000. Sgtl5000 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate.
<i>bits</i>	Bit depth of audio file (Sgtl5000 only supports 16bit, 20bit, 24bit and 32 bit in HW).

45.6.6.12 status_t SGTL_SetPlay (sgtl_handle_t * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>playSource</i>	play source value, reference <code>_sgtl_play_source</code> .

Returns

`kStatus_Success`, else failed.

45.6.6.13 `status_t SGTL_SetRecord (sgtl_handle_t * handle, uint32_t recordSource)`

Parameters

<i>handle</i>	Sgtl5000 handle structure pointer.
<i>recordSource</i>	record source value, reference <code>_sgtl_record_source</code> .

Returns

`kStatus_Success`, else failed.

45.6.6.14 `status_t SGTL_WriteReg (sgtl_handle_t * handle, uint16_t reg, uint16_t val)`

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>val</i>	Value needs to write into the register.

45.6.6.15 `status_t SGTL_ReadReg (sgtl_handle_t * handle, uint16_t reg, uint16_t * val)`

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.

<i>val</i>	Value written to.
------------	-------------------

45.6.6.16 `status_t SGTL_ModifyReg (sgtl_handle_t * handle, uint16_t reg, uint16_t clr_mask, uint16_t val)`

Parameters

<i>handle</i>	Sgtl5000 handle structure.
<i>reg</i>	The register address in sgtl.
<i>clr_mask</i>	The mask code for the bits want to write. The bit you want to write should be 0.
<i>val</i>	Value needs to write into the register.

45.6.7 SGTL5000 Adapter

45.6.7.1 Overview

The sgtl5000 adapter provides a codec unify control interface.

Macros

- #define `HAL_CODEC_SGTL_HANDLER_SIZE` (`SGTL_I2C_HANDLER_SIZE` + 4)
codec handler size

Functions

- `status_t HAL_CODEC_SGTL5000_Init` (void *handle, void *config)
Codec initialization.
- `status_t HAL_CODEC_SGTL5000_Deinit` (void *handle)
Codec de-initialization.
- `status_t HAL_CODEC_SGTL5000_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- `status_t HAL_CODEC_SGTL5000_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- `status_t HAL_CODEC_SGTL5000_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- `status_t HAL_CODEC_SGTL5000_SetPower` (void *handle, uint32_t module, bool powerOn)
set audio codec module power.
- `status_t HAL_CODEC_SGTL5000_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- `status_t HAL_CODEC_SGTL5000_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- `status_t HAL_CODEC_SGTL5000_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- `status_t HAL_CODEC_SGTL5000_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.
- static `status_t HAL_CODEC_Init` (void *handle, void *config)
Codec initialization.
- static `status_t HAL_CODEC_Deinit` (void *handle)
Codec de-initialization.
- static `status_t HAL_CODEC_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- static `status_t HAL_CODEC_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- static `status_t HAL_CODEC_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- static `status_t HAL_CODEC_SetPower` (void *handle, uint32_t module, bool powerOn)

- *set audio codec module power.*
- static `status_t HAL_CODEC_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- static `status_t HAL_CODEC_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static `status_t HAL_CODEC_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- static `status_t HAL_CODEC_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.

45.6.7.2 Function Documentation

45.6.7.2.1 `status_t HAL_CODEC_SGTL5000_Init (void * handle, void * config)`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

45.6.7.2.2 `status_t HAL_CODEC_SGTL5000_Deinit (void * handle)`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.6.7.2.3 `status_t HAL_CODEC_SGTL5000_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.4 status_t HAL_CODEC_SGTL5000_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.5 status_t HAL_CODEC_SGTL5000_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.6 status_t HAL_CODEC_SGTL5000_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.7 status_t HAL_CODEC_SGTL5000_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.8 status_t HAL_CODEC_SGTL5000_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.9 status_t HAL_CODEC_SGTL5000_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.10 `status_t HAL_CODEC_SGTL5000_ModuleControl (void * handle, uint32_t cmd, uint32_t data)`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.11 `static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

45.6.7.2.12 `static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.6.7.2.13 `static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.14 `static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.6.7.2.15 `static status_t HAL_CODEC_SetMute (void * handle, uint32_t playChannel, bool isMute) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.16 `static status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.17 `static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.18 `static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.19 `static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.6.7.2.20 `static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline], [static]`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

45.7 WM8960 Driver

45.7.1 Overview

The wm8960 driver provides a codec control interface.

Data Structures

- struct [_wm8960_audio_format](#)
wm8960 audio format [More...](#)
- struct [_wm8960_master_sysclk_config](#)
wm8960 master system clock configuration [More...](#)
- struct [wm8960_config](#)
Initialize structure of WM8960. [More...](#)
- struct [_wm8960_handle](#)
wm8960 codec handler [More...](#)

Macros

- #define [WM8960_I2C_HANDLER_SIZE](#) [CODEC_I2C_MASTER_HANDLER_SIZE](#)
wm8960 handle size
- #define [WM8960_LINVOL](#) 0x0U
Define the register address of WM8960.
- #define [WM8960_CACHEREGNUM](#) 56U
Cache register number.
- #define [WM8960_CLOCK2_BCLK_DIV_MASK](#) 0xFU
WM8960 CLOCK2 bits.
- #define [WM8960_IFACE1_FORMAT_MASK](#) 0x03U
WM8960_IFACE1 FORMAT bits.
- #define [WM8960_IFACE1_WL_MASK](#) 0x0CU
WM8960_IFACE1 WL bits.
- #define [WM8960_IFACE1_LRP_MASK](#) 0x10U
WM8960_IFACE1 LRP bit.
- #define [WM8960_IFACE1_DLRSWAP_MASK](#) 0x20U
WM8960_IFACE1 DLRSWAP bit.
- #define [WM8960_IFACE1_MS_MASK](#) 0x40U
WM8960_IFACE1 MS bit.
- #define [WM8960_IFACE1_BCLKINV_MASK](#) 0x80U
WM8960_IFACE1 BCLKINV bit.
- #define [WM8960_IFACE1_ALRSWAP_MASK](#) 0x100U
WM8960_IFACE1 ALRSWAP bit.
- #define [WM8960_POWER1_VREF_MASK](#) 0x40U
WM8960_POWER1.
- #define [WM8960_POWER2_DACL_MASK](#) 0x100U
WM8960_POWER2.
- #define [WM8960_I2C_ADDR](#) 0x1A
WM8960 I2C address.
- #define [WM8960_I2C_BAUDRATE](#) (100000U)

- *WM8960 I2C baudrate.*
- #define `WM8960_ADC_MAX_VOLUME_VALUE` `0xFFU`
WM8960 maximum volume value.

Typedefs

- typedef enum `_wm8960_module` `wm8960_module_t`
Modules in WM8960 board.
- typedef enum `_wm8960_play_source` `wm8960_play_source_t`
wm8960 play source
- typedef enum `_wm8960_route` `wm8960_route_t`
WM8960 data route.
- typedef enum `_wm8960_protocol` `wm8960_protocol_t`
The audio data transfer protocol choice.
- typedef enum `_wm8960_input` `wm8960_input_t`
wm8960 input source
- typedef enum `_wm8960_sysclk_source` `wm8960_sysclk_source_t`
wm8960 sysclk source
- typedef struct `_wm8960_audio_format` `wm8960_audio_format_t`
wm8960 audio format
- typedef struct
`_wm8960_master_sysclk_config` `wm8960_master_sysclk_config_t`
wm8960 master system clock configuration
- typedef struct `wm8960_config` `wm8960_config_t`
Initialize structure of WM8960.
- typedef struct `_wm8960_handle` `wm8960_handle_t`
wm8960 codec handler

Enumerations

- enum `_wm8960_module` {
`kWM8960_ModuleADC` = 0,
`kWM8960_ModuleDAC` = 1,
`kWM8960_ModuleVREF` = 2,
`kWM8960_ModuleHP` = 3,
`kWM8960_ModuleMICB` = 4,
`kWM8960_ModuleMIC` = 5,
`kWM8960_ModuleLineIn` = 6,
`kWM8960_ModuleLineOut` = 7,
`kWM8960_ModuleSpeaker` = 8,
`kWM8960_ModuleOMIX` = 9 }
Modules in WM8960 board.
- enum {
`kWM8960_HeadphoneLeft` = 1,
`kWM8960_HeadphoneRight` = 2,
`kWM8960_SpeakerLeft` = 4,

- ```

kWM8960_SpeakerRight = 8 }
 wm8960 play channel
• enum _wm8960_play_source {
 kWM8960_PlaySourcePGA = 1,
 kWM8960_PlaySourceInput = 2,
 kWM8960_PlaySourceDAC = 4 }
 wm8960 play source
• enum _wm8960_route {
 kWM8960_RouteBypass = 0,
 kWM8960_RoutePlayback = 1,
 kWM8960_RoutePlaybackandRecord = 2,
 kWM8960_RouteRecord = 5 }
 WM8960 data route.
• enum _wm8960_protocol {
 kWM8960_BusI2S = 2,
 kWM8960_BusLeftJustified = 1,
 kWM8960_BusRightJustified = 0,
 kWM8960_BusPCMA = 3,
 kWM8960_BusPCMB = 3 | (1 << 4) }
 The audio data transfer protocol choice.
• enum _wm8960_input {
 kWM8960_InputClosed = 0,
 kWM8960_InputSingleEndedMic = 1,
 kWM8960_InputDifferentialMicInput2 = 2,
 kWM8960_InputDifferentialMicInput3 = 3,
 kWM8960_InputLineINPUT2 = 4,
 kWM8960_InputLineINPUT3 = 5 }
 wm8960 input source
• enum {
 kWM8960_AudioSampleRate8KHz = 8000U,
 kWM8960_AudioSampleRate11025Hz = 11025U,
 kWM8960_AudioSampleRate12KHz = 12000U,
 kWM8960_AudioSampleRate16KHz = 16000U,
 kWM8960_AudioSampleRate22050Hz = 22050U,
 kWM8960_AudioSampleRate24KHz = 24000U,
 kWM8960_AudioSampleRate32KHz = 32000U,
 kWM8960_AudioSampleRate44100Hz = 44100U,
 kWM8960_AudioSampleRate48KHz = 48000U,
 kWM8960_AudioSampleRate96KHz = 96000U,
 kWM8960_AudioSampleRate192KHz = 192000U,
 kWM8960_AudioSampleRate384KHz = 384000U }
 audio sample rate definition
• enum {
 kWM8960_AudioBitWidth16bit = 16U,
 kWM8960_AudioBitWidth20bit = 20U,
 kWM8960_AudioBitWidth24bit = 24U,

```

```

kWM8960_AudioBitWidth32bit = 32U }
 audio bit width
• enum _wm8960_sysclk_source {
kWM8960_SysClkSourceMclk = 0U,
kWM8960_SysClkSourceInternalPLL = 1U }
 wm8960_sysclk_source

```

## Functions

- [status\\_t WM8960\\_Init](#) (wm8960\_handle\_t \*handle, const wm8960\_config\_t \*config)  
*WM8960 initialize function.*
- [status\\_t WM8960\\_Deinit](#) (wm8960\_handle\_t \*handle)  
*Deinit the WM8960 codec.*
- [status\\_t WM8960\\_SetDataRoute](#) (wm8960\_handle\_t \*handle, wm8960\_route\_t route)  
*Set audio data route in WM8960.*
- [status\\_t WM8960\\_SetLeftInput](#) (wm8960\_handle\_t \*handle, wm8960\_input\_t input)  
*Set left audio input source in WM8960.*
- [status\\_t WM8960\\_SetRightInput](#) (wm8960\_handle\_t \*handle, wm8960\_input\_t input)  
*Set right audio input source in WM8960.*
- [status\\_t WM8960\\_SetProtocol](#) (wm8960\_handle\_t \*handle, wm8960\_protocol\_t protocol)  
*Set the audio transfer protocol.*
- [void WM8960\\_SetMasterSlave](#) (wm8960\_handle\_t \*handle, bool master)  
*Set WM8960 as master or slave.*
- [status\\_t WM8960\\_SetVolume](#) (wm8960\_handle\_t \*handle, wm8960\_module\_t module, uint32\_t volume)  
*Set the volume of different modules in WM8960.*
- [uint32\\_t WM8960\\_GetVolume](#) (wm8960\_handle\_t \*handle, wm8960\_module\_t module)  
*Get the volume of different modules in WM8960.*
- [status\\_t WM8960\\_SetMute](#) (wm8960\_handle\_t \*handle, wm8960\_module\_t module, bool isEnabled)  
*Mute modules in WM8960.*
- [status\\_t WM8960\\_SetModule](#) (wm8960\_handle\_t \*handle, wm8960\_module\_t module, bool isEnabled)  
*Enable/disable expected devices.*
- [status\\_t WM8960\\_SetPlay](#) (wm8960\_handle\_t \*handle, uint32\_t playSource)  
*SET the WM8960 play source.*
- [status\\_t WM8960\\_ConfigDataFormat](#) (wm8960\_handle\_t \*handle, uint32\_t sysclk, uint32\_t sample\_rate, uint32\_t bits)  
*Configure the data format of audio data.*
- [status\\_t WM8960\\_SetJackDetect](#) (wm8960\_handle\_t \*handle, bool isEnabled)  
*Enable/disable jack detect feature.*
- [status\\_t WM8960\\_WriteReg](#) (wm8960\_handle\_t \*handle, uint8\_t reg, uint16\_t val)  
*Write register to WM8960 using I2C.*
- [status\\_t WM8960\\_ReadReg](#) (uint8\_t reg, uint16\_t \*val)  
*Read register from WM8960 using I2C.*
- [status\\_t WM8960\\_ModifyReg](#) (wm8960\_handle\_t \*handle, uint8\_t reg, uint16\_t mask, uint16\_t val)  
*Modify some bits in the register using I2C.*

## Driver version

- #define `FSL_WM8960_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 4)`)  
*CLOCK driver version 2.2.4.*

## 45.7.2 Data Structure Documentation

### 45.7.2.1 struct `_wm8960_audio_format`

#### Data Fields

- `uint32_t mclk_HZ`  
*master clock frequency*
- `uint32_t sampleRate`  
*sample rate*
- `uint32_t bitWidth`  
*bit width*

### 45.7.2.2 struct `_wm8960_master_sysclk_config`

#### Data Fields

- `wm8960_sysclk_source_t sysclkSource`  
*sysclk source*
- `uint32_t sysclkFreq`  
*PLL output frequency value.*

### 45.7.2.3 struct `wm8960_config`

#### Data Fields

- `wm8960_route_t route`  
*Audio data route.*
- `wm8960_protocol_t bus`  
*Audio transfer protocol.*
- `wm8960_audio_format_t format`  
*Audio format.*
- `bool master_slave`  
*Master or slave.*
- `wm8960_master_sysclk_config_t masterClock`  
*master clock configurations*
- `bool enableSpeaker`  
*True means enable class D speaker as output, false means no.*
- `wm8960_input_t leftInputSource`  
*Left input source for WM8960.*
- `wm8960_input_t rightInputSource`  
*Right input source for wm8960.*

- `wm8960_play_source_t playSource`  
*play source*
- `uint8_t slaveAddress`  
*wm8960 device address*
- `codec_i2c_config_t i2cConfig`  
*i2c configuration*

### Field Documentation

(1) `wm8960_route_t wm8960_config::route`

(2) `bool wm8960_config::master_slave`

#### 45.7.2.4 struct \_wm8960\_handle

### Data Fields

- `const wm8960_config_t * config`  
*wm8904 config pointer*
- `uint8_t i2cHandle [WM8960_I2C_HANDLER_SIZE]`  
*i2c handle*

### 45.7.3 Macro Definition Documentation

45.7.3.1 `#define WM8960_LINVOL 0x0U`

45.7.3.2 `#define WM8960_I2C_ADDR 0x1A`

### 45.7.4 Typedef Documentation

45.7.4.1 `typedef enum _wm8960_module wm8960_module_t`

45.7.4.2 `typedef enum _wm8960_route wm8960_route_t`

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

45.7.4.3 `typedef enum _wm8960_protocol wm8960_protocol_t`

WM8960 only supports I2S format and PCM format.



## 45.7.5 Enumeration Type Documentation

### 45.7.5.1 enum \_wm8960\_module

Enumerator

*kWM8960\_ModuleADC* ADC module in WM8960.  
*kWM8960\_ModuleDAC* DAC module in WM8960.  
*kWM8960\_ModuleVREF* VREF module.  
*kWM8960\_ModuleHP* Headphone.  
*kWM8960\_ModuleMICB* Mic bias.  
*kWM8960\_ModuleMIC* Input Mic.  
*kWM8960\_ModuleLineIn* Analog in PGA.  
*kWM8960\_ModuleLineOut* Line out module.  
*kWM8960\_ModuleSpeaker* Speaker module.  
*kWM8960\_ModuleOMIX* Output mixer.

### 45.7.5.2 anonymous enum

Enumerator

*kWM8960\_HeadphoneLeft* wm8960 headphone left channel  
*kWM8960\_HeadphoneRight* wm8960 headphone right channel  
*kWM8960\_SpeakerLeft* wm8960 speaker left channel  
*kWM8960\_SpeakerRight* wm8960 speaker right channel

### 45.7.5.3 enum \_wm8960\_play\_source

Enumerator

*kWM8960\_PlaySourcePGA* wm8960 play source PGA  
*kWM8960\_PlaySourceInput* wm8960 play source Input  
*kWM8960\_PlaySourceDAC* wm8960 play source DAC

### 45.7.5.4 enum \_wm8960\_route

Only provide some typical data route, not all route listed. Note: Users cannot combine any routes, once a new route is set, the previous one would be replaced.

Enumerator

*kWM8960\_RouteBypass* LINEIN->Headphone.  
*kWM8960\_RoutePlayback* I2SIN->DAC->Headphone.  
*kWM8960\_RoutePlaybackandRecord* I2SIN->DAC->Headphone, LINEIN->ADC->I2SOUT.  
*kWM8960\_RouteRecord* LINEIN->ADC->I2SOUT.

### 45.7.5.5 enum \_wm8960\_protocol

WM8960 only supports I2S format and PCM format.

Enumerator

- kWM8960\_BusI2S* I2S type.
- kWM8960\_BusLeftJustified* Left justified mode.
- kWM8960\_BusRightJustified* Right justified mode.
- kWM8960\_BusPCMA* PCM A mode.
- kWM8960\_BusPCMB* PCM B mode.

### 45.7.5.6 enum \_wm8960\_input

Enumerator

- kWM8960\_InputClosed* Input device is closed.
- kWM8960\_InputSingleEndedMic* Input as single ended mic, only use L/RINPUT1.
- kWM8960\_InputDifferentialMicInput2* Input as differential mic, use L/RINPUT1 and L/RINPUT2.
- kWM8960\_InputDifferentialMicInput3* Input as differential mic, use L/RINPUT1 and L/RINPUT3.
- kWM8960\_InputLineINPUT2* Input as line input, only use L/RINPUT2.
- kWM8960\_InputLineINPUT3* Input as line input, only use L/RINPUT3.

### 45.7.5.7 anonymous enum

Enumerator

- kWM8960\_AudioSampleRate8KHz* Sample rate 8000 Hz.
- kWM8960\_AudioSampleRate11025Hz* Sample rate 11025 Hz.
- kWM8960\_AudioSampleRate12KHz* Sample rate 12000 Hz.
- kWM8960\_AudioSampleRate16KHz* Sample rate 16000 Hz.
- kWM8960\_AudioSampleRate22050Hz* Sample rate 22050 Hz.
- kWM8960\_AudioSampleRate24KHz* Sample rate 24000 Hz.
- kWM8960\_AudioSampleRate32KHz* Sample rate 32000 Hz.
- kWM8960\_AudioSampleRate44100Hz* Sample rate 44100 Hz.
- kWM8960\_AudioSampleRate48KHz* Sample rate 48000 Hz.
- kWM8960\_AudioSampleRate96KHz* Sample rate 96000 Hz.
- kWM8960\_AudioSampleRate192KHz* Sample rate 192000 Hz.
- kWM8960\_AudioSampleRate384KHz* Sample rate 384000 Hz.

### 45.7.5.8 anonymous enum

Enumerator

*kWM8960\_AudioBitWidth16bit* audio bit width 16  
*kWM8960\_AudioBitWidth20bit* audio bit width 20  
*kWM8960\_AudioBitWidth24bit* audio bit width 24  
*kWM8960\_AudioBitWidth32bit* audio bit width 32

### 45.7.5.9 enum \_wm8960\_sysclk\_source

Enumerator

*kWM8960\_SysClkSourceMclk* sysclk source from external MCLK  
*kWM8960\_SysClkSourceInternalPLL* sysclk source from internal PLL

## 45.7.6 Function Documentation

### 45.7.6.1 status\_t WM8960\_Init ( wm8960\_handle\_t \* handle, const wm8960\_config\_t \* config )

The second parameter is NULL to WM8960 in this version. If users want to change the settings, they have to use `wm8960_write_reg()` or `wm8960_modify_reg()` to set the register value of WM8960. Note: If the `codec_config` is NULL, it would initialize WM8960 using default settings. The default setting: `codec_config->route = kWM8960_RoutePlaybackandRecord` `codec_config->bus = kWM8960_BusI2S` `codec_config->master = slave`

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>handle</i> | WM8960 handle structure.        |
| <i>config</i> | WM8960 configuration structure. |

### 45.7.6.2 status\_t WM8960\_Deinit ( wm8960\_handle\_t \* handle )

This function close all modules in WM8960 to save power.

Parameters

|               |                                  |
|---------------|----------------------------------|
| <i>handle</i> | WM8960 handle structure pointer. |
|---------------|----------------------------------|

#### 45.7.6.3 **status\_t WM8960\_SetDataRoute ( wm8960\_handle\_t \* *handle*, wm8960\_route\_t *route* )**

This function would set the data route according to route. The route cannot be combined, as all route would enable different modules. Note: If a new route is set, the previous route would not work.

Parameters

|               |                             |
|---------------|-----------------------------|
| <i>handle</i> | WM8960 handle structure.    |
| <i>route</i>  | Audio data route in WM8960. |

#### 45.7.6.4 **status\_t WM8960\_SetLeftInput ( wm8960\_handle\_t \* *handle*, wm8960\_input\_t *input* )**

Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8960 handle structure. |
| <i>input</i>  | Audio input source.      |

#### 45.7.6.5 **status\_t WM8960\_SetRightInput ( wm8960\_handle\_t \* *handle*, wm8960\_input\_t *input* )**

Parameters

|               |                          |
|---------------|--------------------------|
| <i>handle</i> | WM8960 handle structure. |
| <i>input</i>  | Audio input source.      |

#### 45.7.6.6 **status\_t WM8960\_SetProtocol ( wm8960\_handle\_t \* *handle*, wm8960\_protocol\_t *protocol* )**

WM8960 only supports I2S, left justified, right justified, PCM A, PCM B format.

Parameters

|                 |                               |
|-----------------|-------------------------------|
| <i>handle</i>   | WM8960 handle structure.      |
| <i>protocol</i> | Audio data transfer protocol. |

#### 45.7.6.7 void WM8960\_SetMasterSlave ( wm8960\_handle\_t \* handle, bool master )

Parameters

|               |                                        |
|---------------|----------------------------------------|
| <i>handle</i> | WM8960 handle structure.               |
| <i>master</i> | 1 represent master, 0 represent slave. |

#### 45.7.6.8 status\_t WM8960\_SetVolume ( wm8960\_handle\_t \* handle, wm8960\_module\_t module, uint32\_t volume )

This function would set the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

Module:kWM8960\_ModuleADC, volume range value: 0 is mute, 1-255 is -97db to 30db  
 Module:kWM8960\_ModuleDAC, volume range value: 0 is mute, 1-255 is -127db to 0db  
 Module:kWM8960\_ModuleHP, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db  
 Module:kWM8960\_ModuleLineIn, volume range value: 0 - 0x3F is -17.25db to 30db  
 Module:kWM8960\_ModuleSpeaker, volume range value: 0 - 2F is mute, 0x30 - 0x7F is -73db to 6db

Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |
| <i>volume</i> | Volume value need to be set.                                   |

#### 45.7.6.9 uint32\_t WM8960\_GetVolume ( wm8960\_handle\_t \* handle, wm8960\_module\_t module )

This function gets the volume of WM8960 modules. Uses need to appoint the module. The function assume that left channel and right channel has the same volume.

## Parameters

|               |                                                                |
|---------------|----------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                       |
| <i>module</i> | Module to set volume, it can be ADC, DAC, Headphone and so on. |

## Returns

Volume value of the module.

#### 45.7.6.10 `status_t WM8960_SetMute ( wm8960_handle_t * handle, wm8960_module_t module, bool isEnabled )`

## Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>handle</i>    | WM8960 handle structure.          |
| <i>module</i>    | Modules need to be mute.          |
| <i>isEnabled</i> | Mute or unmute, 1 represent mute. |

#### 45.7.6.11 `status_t WM8960_SetModule ( wm8960_handle_t * handle, wm8960_module_t module, bool isEnabled )`

## Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | WM8960 handle structure.   |
| <i>module</i>    | Module expected to enable. |
| <i>isEnabled</i> | Enable or disable moudles. |

#### 45.7.6.12 `status_t WM8960_SetPlay ( wm8960_handle_t * handle, uint32_t playSource )`

## Parameters

|                   |                                                                                                                                                                                                     |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>     | WM8960 handle structure.                                                                                                                                                                            |
| <i>playSource</i> | play source , can be a value combine of kWM8960_ModuleHeadphoneSourcePGA, kWM8960_ModuleHeadphoneSourceDAC, kWM8960_ModulePlaySourceInput, kWM8960_ModulePlayMonoRight, kWM8960_ModulePlayMonoLeft. |

## Returns

kStatus\_WM8904\_Success if successful, different code otherwise..

**45.7.6.13** `status_t WM8960_ConfigDataFormat ( wm8960_handle_t * handle, uint32_t sysclk, uint32_t sample_rate, uint32_t bits )`

This function would configure the registers about the sample rate, bit depths.

## Parameters

|                    |                                                                                                                                           |
|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>      | WM8960 handle structure pointer.                                                                                                          |
| <i>sysclk</i>      | system clock of the codec which can be generated by MCLK or PLL output.                                                                   |
| <i>sample_rate</i> | Sample rate of audio file running in WM8960. WM8960 now supports 8k, 11.025k, 12k, 16k, 22.05k, 24k, 32k, 44.1k, 48k and 96k sample rate. |
| <i>bits</i>        | Bit depth of audio file (WM8960 only supports 16bit, 20bit, 24bit and 32 bit in HW).                                                      |

**45.7.6.14** `status_t WM8960_SetJackDetect ( wm8960_handle_t * handle, bool isEnabled )`

## Parameters

|                  |                            |
|------------------|----------------------------|
| <i>handle</i>    | WM8960 handle structure.   |
| <i>isEnabled</i> | Enable or disable moudles. |

**45.7.6.15** `status_t WM8960_WriteReg ( wm8960_handle_t * handle, uint8_t reg, uint16_t val )`

## Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>handle</i> | WM8960 handle structure.                |
| <i>reg</i>    | The register address in WM8960.         |
| <i>val</i>    | Value needs to write into the register. |

**45.7.6.16** `status_t WM8960_ReadReg ( uint8_t reg, uint16_t * val )`

## Parameters

|            |                                 |
|------------|---------------------------------|
| <i>reg</i> | The register address in WM8960. |
| <i>val</i> | Value written to.               |

**45.7.6.17** `status_t WM8960_ModifyReg ( wm8960_handle_t * handle, uint8_t reg, uint16_t mask, uint16_t val )`



## Parameters

|               |                                                                                  |
|---------------|----------------------------------------------------------------------------------|
| <i>handle</i> | WM8960 handle structure.                                                         |
| <i>reg</i>    | The register address in WM8960.                                                  |
| <i>mask</i>   | The mask code for the bits want to write. The bit you want to write should be 0. |
| <i>val</i>    | Value needs to write into the register.                                          |

## 45.7.7 WM8960 Adapter

### 45.7.7.1 Overview

The wm8960 adapter provides a codec unify control interface.

#### Macros

- #define [HAL\\_CODEC\\_WM8960\\_HANDLER\\_SIZE](#) ([WM8960\\_I2C\\_HANDLER\\_SIZE](#) + 4)  
*codec handler size*

#### Functions

- [status\\_t HAL\\_CODEC\\_WM8960\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)  
*set audio codec module power.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- [status\\_t HAL\\_CODEC\\_WM8960\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*
- static [status\\_t HAL\\_CODEC\\_Init](#) (void \*handle, void \*config)  
*Codec initialization.*
- static [status\\_t HAL\\_CODEC\\_Deinit](#) (void \*handle)  
*Codec de-initialization.*
- static [status\\_t HAL\\_CODEC\\_SetFormat](#) (void \*handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth)  
*set audio data format.*
- static [status\\_t HAL\\_CODEC\\_SetVolume](#) (void \*handle, uint32\_t playChannel, uint32\_t volume)  
*set audio codec module volume.*
- static [status\\_t HAL\\_CODEC\\_SetMute](#) (void \*handle, uint32\_t playChannel, bool isMute)  
*set audio codec module mute.*
- static [status\\_t HAL\\_CODEC\\_SetPower](#) (void \*handle, uint32\_t module, bool powerOn)

- *set audio codec module power.*  
static [status\\_t HAL\\_CODEC\\_SetRecord](#) (void \*handle, uint32\_t recordSource)  
*codec set record source.*
- static [status\\_t HAL\\_CODEC\\_SetRecordChannel](#) (void \*handle, uint32\_t leftRecordChannel, uint32\_t rightRecordChannel)  
*codec set record channel.*
- static [status\\_t HAL\\_CODEC\\_SetPlay](#) (void \*handle, uint32\_t playSource)  
*codec set play source.*
- static [status\\_t HAL\\_CODEC\\_ModuleControl](#) (void \*handle, uint32\_t cmd, uint32\_t data)  
*codec module control.*

## 45.7.7.2 Function Documentation

### 45.7.7.2.1 status\_t HAL\_CODEC\_WM8960\_Init ( void \* handle, void \* config )

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | codec handle.        |
| <i>config</i> | codec configuration. |

Returns

kStatus\_Success is success, else initial failed.

### 45.7.7.2.2 status\_t HAL\_CODEC\_WM8960\_Deinit ( void \* handle )

Parameters

|               |               |
|---------------|---------------|
| <i>handle</i> | codec handle. |
|---------------|---------------|

Returns

kStatus\_Success is success, else de-initial failed.

### 45.7.7.2.3 status\_t HAL\_CODEC\_WM8960\_SetFormat ( void \* handle, uint32\_t mclk, uint32\_t sampleRate, uint32\_t bitWidth )

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>handle</i>     | codec handle.                 |
| <i>mclk</i>       | master clock frequency in HZ. |
| <i>sampleRate</i> | sample rate in HZ.            |
| <i>bitWidth</i>   | bit width.                    |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.4 status\_t HAL\_CODEC\_WM8960\_SetVolume ( void \* *handle*, uint32\_t *playChannel*, uint32\_t *volume* )

## Parameters

|                    |                                                                                   |
|--------------------|-----------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                     |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of _codec_play_channel. |
| <i>volume</i>      | volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.        |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.5 status\_t HAL\_CODEC\_WM8960\_SetMute ( void \* *handle*, uint32\_t *playChannel*, bool *isMute* )

## Parameters

|                    |                                                                                   |
|--------------------|-----------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                     |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of _codec_play_channel. |
| <i>isMute</i>      | true is mute, false is unmute.                                                    |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.6 status\_t HAL\_CODEC\_WM8960\_SetPower ( void \* *handle*, uint32\_t *module*, bool *powerOn* )

## Parameters

|                |                                        |
|----------------|----------------------------------------|
| <i>handle</i>  | codec handle.                          |
| <i>module</i>  | audio codec module.                    |
| <i>powerOn</i> | true is power on, false is power down. |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.7 status\_t HAL\_CODEC\_WM8960\_SetRecord ( void \* *handle*, uint32\_t *recordSource* )

## Parameters

|                     |                                                                                     |
|---------------------|-------------------------------------------------------------------------------------|
| <i>handle</i>       | codec handle.                                                                       |
| <i>recordSource</i> | audio codec record source, can be a value or combine value of _codec_record_source. |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.8 status\_t HAL\_CODEC\_WM8960\_SetRecordChannel ( void \* *handle*, uint32\_t *leftRecordChannel*, uint32\_t *rightRecordChannel* )

## Parameters

|                            |                                                                                                                                  |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | codec handle.                                                                                                                    |
| <i>leftRecord-Channel</i>  | audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel. |
| <i>rightRecord-Channel</i> | audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.          |

## Returns

kStatus\_Success is success, else configure failed.

#### 45.7.7.2.9 status\_t HAL\_CODEC\_WM8960\_SetPlay ( void \* *handle*, uint32\_t *playSource* )

## Parameters

|                   |                                                                                               |
|-------------------|-----------------------------------------------------------------------------------------------|
| <i>handle</i>     | codec handle.                                                                                 |
| <i>playSource</i> | audio codec play source, can be a value or combine value of <code>_codec_play_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.7.7.2.10 `status_t HAL_CODEC_WM8960_ModuleControl ( void * handle, uint32_t cmd, uint32_t data )`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

|               |                                                                                                                                                                                                                                                                                                   |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | codec handle.                                                                                                                                                                                                                                                                                     |
| <i>cmd</i>    | module control cmd, reference <code>_codec_module_ctrl_cmd</code> .                                                                                                                                                                                                                               |
| <i>data</i>   | value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations. |

## Returns

`kStatus_Success` is success, else configure failed.

#### 45.7.7.2.11 `static status_t HAL_CODEC_Init ( void * handle, void * config ) [inline], [static]`

## Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | codec handle.        |
| <i>config</i> | codec configuration. |

## Returns

`kStatus_Success` is success, else initial failed.

#### 45.7.7.2.12 `static status_t HAL_CODEC_Deinit ( void * handle ) [inline], [static]`

## Parameters

|               |               |
|---------------|---------------|
| <i>handle</i> | codec handle. |
|---------------|---------------|

## Returns

kStatus\_Success is success, else de-initial failed.

**45.7.7.2.13** `static status_t HAL_CODEC_SetFormat ( void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth ) [inline], [static]`

## Parameters

|                   |                               |
|-------------------|-------------------------------|
| <i>handle</i>     | codec handle.                 |
| <i>mclk</i>       | master clock frequency in HZ. |
| <i>sampleRate</i> | sample rate in HZ.            |
| <i>bitWidth</i>   | bit width.                    |

## Returns

kStatus\_Success is success, else configure failed.

**45.7.7.2.14** `static status_t HAL_CODEC_SetVolume ( void * handle, uint32_t playChannel, uint32_t volume ) [inline], [static]`

## Parameters

|                    |                                                                                                 |
|--------------------|-------------------------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                                   |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> . |
| <i>volume</i>      | volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.                      |

## Returns

kStatus\_Success is success, else configure failed.

**45.7.7.2.15** `static status_t HAL_CODEC_SetMute ( void * handle, uint32_t playChannel, bool isMute ) [inline], [static]`

## Parameters

|                    |                                                                                                 |
|--------------------|-------------------------------------------------------------------------------------------------|
| <i>handle</i>      | codec handle.                                                                                   |
| <i>playChannel</i> | audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> . |
| <i>isMute</i>      | true is mute, false is unmute.                                                                  |

## Returns

`kStatus_Success` is success, else configure failed.

**45.7.7.2.16** `static status_t HAL_CODEC_SetPower ( void * handle, uint32_t module, bool powerOn ) [inline], [static]`

## Parameters

|                |                                        |
|----------------|----------------------------------------|
| <i>handle</i>  | codec handle.                          |
| <i>module</i>  | audio codec module.                    |
| <i>powerOn</i> | true is power on, false is power down. |

## Returns

`kStatus_Success` is success, else configure failed.

**45.7.7.2.17** `static status_t HAL_CODEC_SetRecord ( void * handle, uint32_t recordSource ) [inline], [static]`

## Parameters

|                     |                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------|
| <i>handle</i>       | codec handle.                                                                                     |
| <i>recordSource</i> | audio codec record source, can be a value or combine value of <code>_codec_record_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.7.7.2.18** `static status_t HAL_CODEC_SetRecordChannel ( void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel ) [inline], [static]`



## Parameters

|                            |                                                                                                                                                              |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i>              | codec handle.                                                                                                                                                |
| <i>leftRecord-Channel</i>  | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> . |
| <i>rightRecord-Channel</i> | audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.7.7.2.19** `static status_t HAL_CODEC_SetPlay ( void * handle, uint32_t playSource ) [inline], [static]`

## Parameters

|                   |                                                                                               |
|-------------------|-----------------------------------------------------------------------------------------------|
| <i>handle</i>     | codec handle.                                                                                 |
| <i>playSource</i> | audio codec play source, can be a value or combine value of <code>_codec_play_source</code> . |

## Returns

`kStatus_Success` is success, else configure failed.

**45.7.7.2.20** `static status_t HAL_CODEC_ModuleControl ( void * handle, uint32_t cmd, uint32_t data ) [inline], [static]`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

## Parameters

|               |                                                                                                                                                                                                                                                                                                   |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | codec handle.                                                                                                                                                                                                                                                                                     |
| <i>cmd</i>    | module control cmd, reference <code>_codec_module_ctrl_cmd</code> .                                                                                                                                                                                                                               |
| <i>data</i>   | value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations. |

## Returns

`kStatus_Success` is success, else configure failed.

## 45.8 WM8904 Driver

### 45.8.1 Overview

The wm8904 driver provides a codec control interface.

### Data Structures

- struct [\\_wm8904\\_fl\\_config](#)  
*wm8904 fl configuration [More...](#)*
- struct [\\_wm8904\\_audio\\_format](#)  
*Audio format configuration. [More...](#)*
- struct [\\_wm8904\\_config](#)  
*Configuration structure of WM8904. [More...](#)*
- struct [\\_wm8904\\_handle](#)  
*wm8904 codec handler [More...](#)*

### Macros

- #define [WM8904\\_I2C\\_HANDLER\\_SIZE](#) (CODEC\_I2C\_MASTER\_HANDLER\_SIZE)  
*wm8904 handle size*
- #define [WM8904\\_DEBUG\\_REGISTER](#) 0  
*wm8904 debug macro*
- #define [WM8904\\_RESET](#) (0x00)  
*WM8904 register map.*
- #define [WM8904\\_I2C\\_ADDRESS](#) (0x1A)  
*WM8904 I2C address.*
- #define [WM8904\\_I2C\\_BITRATE](#) (400000U)  
*WM8904 I2C bit rate.*
- #define [WM8904\\_MAP\\_HEADPHONE\\_LINEOUT\\_MAX\\_VOLUME](#) 0x3FU  
*WM8904 maximum volume.*

### Typedefs

- typedef enum [\\_wm8904\\_module](#) [wm8904\\_module\\_t](#)  
*wm8904 module value*
- typedef enum [\\_wm8904\\_timeslot](#) [wm8904\\_timeslot\\_t](#)  
*WM8904 time slot.*
- typedef enum [\\_wm8904\\_protocol](#) [wm8904\\_protocol\\_t](#)  
*The audio data transfer protocol.*
- typedef enum [\\_wm8904\\_fs\\_ratio](#) [wm8904\\_fs\\_ratio\\_t](#)  
*The SYSCLK / fs ratio.*
- typedef enum [\\_wm8904\\_sample\\_rate](#) [wm8904\\_sample\\_rate\\_t](#)  
*Sample rate.*
- typedef enum [\\_wm8904\\_bit\\_width](#) [wm8904\\_bit\\_width\\_t](#)  
*Bit width.*
- typedef enum [\\_wm8904\\_sys\\_clk\\_source](#) [wm8904\\_sys\\_clk\\_source\\_t](#)

- *wm8904 system clock source*
- typedef enum `_wm8904_fl_clk_source` `wm8904_fl_clk_source_t`  
*wm8904 fl clock source*
- typedef struct `_wm8904_fl_config` `wm8904_fl_config_t`  
*wm8904 fl configuration*
- typedef struct `_wm8904_audio_format` `wm8904_audio_format_t`  
*Audio format configuration.*
- typedef struct `_wm8904_config` `wm8904_config_t`  
*Configuration structure of WM8904.*
- typedef struct `_wm8904_handle` `wm8904_handle_t`  
*wm8904 codec handler*

## Enumerations

- enum {  
  `kStatus_WM8904_Success` = 0x0,  
  `kStatus_WM8904_Fail` = 0x1 }  
*WM8904 status return codes.*
- enum {  
  `kWM8904_LRCPolarityNormal` = 0U,  
  `kWM8904_LRCPolarityInverted` = 1U << 4U }  
*WM8904 lrc polarity.*
- enum `_wm8904_module` {  
  `kWM8904_ModuleADC` = 0,  
  `kWM8904_ModuleDAC` = 1,  
  `kWM8904_ModulePGA` = 2,  
  `kWM8904_ModuleHeadphone` = 3,  
  `kWM8904_ModuleLineout` = 4 }  
*wm8904 module value*
- enum  
*wm8904 play channel*
- enum `_wm8904_timeslot` {  
  `kWM8904_TimeSlot0` = 0U,  
  `kWM8904_TimeSlot1` = 1U }  
*WM8904 time slot.*
- enum `_wm8904_protocol` {  
  `kWM8904_ProtocolI2S` = 0x2,  
  `kWM8904_ProtocolLeftJustified` = 0x1,  
  `kWM8904_ProtocolRightJustified` = 0x0,  
  `kWM8904_ProtocolPCMA` = 0x3,  
  `kWM8904_ProtocolPCMB` = 0x3 | (1 << 4) }  
*The audio data transfer protocol.*
- enum `_wm8904_fs_ratio` {

```

kWM8904_FsRatio64X = 0x0,
kWM8904_FsRatio128X = 0x1,
kWM8904_FsRatio192X = 0x2,
kWM8904_FsRatio256X = 0x3,
kWM8904_FsRatio384X = 0x4,
kWM8904_FsRatio512X = 0x5,
kWM8904_FsRatio768X = 0x6,
kWM8904_FsRatio1024X = 0x7,
kWM8904_FsRatio1408X = 0x8,
kWM8904_FsRatio1536X = 0x9 }

```

*The SYSCLK / fs ratio.*

- enum `_wm8904_sample_rate` {
 

```

kWM8904_SampleRate8kHz = 0x0,
kWM8904_SampleRate12kHz = 0x1,
kWM8904_SampleRate16kHz = 0x2,
kWM8904_SampleRate24kHz = 0x3,
kWM8904_SampleRate32kHz = 0x4,
kWM8904_SampleRate48kHz = 0x5,
kWM8904_SampleRate11025Hz = 0x6,
kWM8904_SampleRate22050Hz = 0x7,
kWM8904_SampleRate44100Hz = 0x8 }

```

*Sample rate.*

- enum `_wm8904_bit_width` {
 

```

kWM8904_BitWidth16 = 0x0,
kWM8904_BitWidth20 = 0x1,
kWM8904_BitWidth24 = 0x2,
kWM8904_BitWidth32 = 0x3 }

```

*Bit width.*

- enum {
 

```

kWM8904_RecordSourceDifferentialLine = 1U,
kWM8904_RecordSourceLineInput = 2U,
kWM8904_RecordSourceDifferentialMic = 4U,
kWM8904_RecordSourceDigitalMic = 8U }

```

*wm8904 record source*

- enum {
 

```

kWM8904_RecordChannelLeft1 = 1U,
kWM8904_RecordChannelLeft2 = 2U,
kWM8904_RecordChannelLeft3 = 4U,
kWM8904_RecordChannelRight1 = 1U,
kWM8904_RecordChannelRight2 = 2U,
kWM8904_RecordChannelRight3 = 4U,
kWM8904_RecordChannelDifferentialPositive1 = 1U,
kWM8904_RecordChannelDifferentialPositive2 = 2U,
kWM8904_RecordChannelDifferentialPositive3 = 4U,
kWM8904_RecordChannelDifferentialNegative1 = 8U,
kWM8904_RecordChannelDifferentialNegative2 = 16U,

```

- ```

kWM8904_RecordChannelDifferentialNegative3 = 32U }
    wm8904 record channel
• enum {
    kWM8904_PlaySourcePGA = 1U,
    kWM8904_PlaySourceDAC = 4U }
    wm8904 play source
• enum _wm8904_sys_clk_source {
    kWM8904_SysClkSourceMCLK = 0U,
    kWM8904_SysClkSourceFLL = 1U << 14 }
    wm8904 system clock source
• enum _wm8904_fl_clk_source { kWM8904_FLLClkSourceMCLK = 0U }
    wm8904 fl clock source

```

Functions

- `status_t WM8904_WriteRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t value)`
WM8904 write register.
- `status_t WM8904_ReadRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t *value)`
WM8904 read register.
- `status_t WM8904_ModifyRegister (wm8904_handle_t *handle, uint8_t reg, uint16_t mask, uint16_t value)`
WM8904 modify register.
- `status_t WM8904_Init (wm8904_handle_t *handle, wm8904_config_t *wm8904Config)`
Initializes WM8904.
- `status_t WM8904_Deinit (wm8904_handle_t *handle)`
Deinitializes the WM8904 codec.
- `void WM8904_GetDefaultConfig (wm8904_config_t *config)`
Fills the configuration structure with default values.
- `status_t WM8904_SetMasterSlave (wm8904_handle_t *handle, bool master)`
Sets WM8904 as master or slave.
- `status_t WM8904_SetMasterClock (wm8904_handle_t *handle, uint32_t sysclk, uint32_t sampleRate, uint32_t bitWidth)`
Sets WM8904 master clock configuration.
- `status_t WM8904_SetFLLConfig (wm8904_handle_t *handle, wm8904_fl_config_t *config)`
WM8904 set PLL configuration This function will enable the GPIO1 FLL clock output function, so user can see the generated fl output clock frequency from WM8904 GPIO1.
- `status_t WM8904_SetProtocol (wm8904_handle_t *handle, wm8904_protocol_t protocol)`
Sets the audio data transfer protocol.
- `status_t WM8904_SetAudioFormat (wm8904_handle_t *handle, uint32_t sysclk, uint32_t sampleRate, uint32_t bitWidth)`
Sets the audio data format.
- `status_t WM8904_CheckAudioFormat (wm8904_handle_t *handle, wm8904_audio_format_t *format, uint32_t mclkFreq)`
check and update the audio data format.
- `status_t WM8904_SetVolume (wm8904_handle_t *handle, uint16_t volumeLeft, uint16_t volumeRight)`
Sets the module output volume.
- `status_t WM8904_SetMute (wm8904_handle_t *handle, bool muteLeft, bool muteRight)`

- *Sets the headphone output mute.*
- `status_t WM8904_SelectLRCPolarity` (`wm8904_handle_t *handle`, `uint32_t polarity`)
Select LRC polarity.
- `status_t WM8904_EnableDACTDMMMode` (`wm8904_handle_t *handle`, `wm8904_timeslot_t timeSlot`)
Enable WM8904 DAC time slot.
- `status_t WM8904_EnableADCTDMMMode` (`wm8904_handle_t *handle`, `wm8904_timeslot_t timeSlot`)
Enable WM8904 ADC time slot.
- `status_t WM8904_SetModulePower` (`wm8904_handle_t *handle`, `wm8904_module_t module`, `bool isEnabled`)
SET the module output power.
- `status_t WM8904_SetDACVolume` (`wm8904_handle_t *handle`, `uint8_t volume`)
SET the DAC module volume.
- `status_t WM8904_SetChannelVolume` (`wm8904_handle_t *handle`, `uint32_t channel`, `uint32_t volume`)
Sets the channel output volume.
- `status_t WM8904_SetRecord` (`wm8904_handle_t *handle`, `uint32_t recordSource`)
SET the WM8904 record source.
- `status_t WM8904_SetRecordChannel` (`wm8904_handle_t *handle`, `uint32_t leftRecordChannel`, `uint32_t rightRecordChannel`)
SET the WM8904 record source.
- `status_t WM8904_SetPlay` (`wm8904_handle_t *handle`, `uint32_t playSource`)
SET the WM8904 play source.
- `status_t WM8904_SetChannelMute` (`wm8904_handle_t *handle`, `uint32_t channel`, `bool isMute`)
Sets the channel mute.

Driver version

- `#define FSL_WM8904_DRIVER_VERSION` (`MAKE_VERSION(2, 5, 1)`)
WM8904 driver version 2.5.1.

45.8.2 Data Structure Documentation

45.8.2.1 struct_wm8904_fll_config

Data Fields

- `wm8904_fll_clk_source_t source`
fll reference clock source
- `uint32_t refClock_HZ`
fll reference clock frequency
- `uint32_t outputClock_HZ`
fll output clock frequency

45.8.2.2 struct _wm8904_audio_format

Data Fields

- `wm8904_fs_ratio_t fsRatio`
SYSCLK / fs ratio.
- `wm8904_sample_rate_t sampleRate`
Sample rate.
- `wm8904_bit_width_t bitWidth`
Bit width.

45.8.2.3 struct _wm8904_config

Data Fields

- `bool master`
Master or slave.
- `wm8904_sys_clk_source_t sysClkSource`
system clock source
- `wm8904_fl_config_t * fl`
fl configuration
- `wm8904_protocol_t protocol`
Audio transfer protocol.
- `wm8904_audio_format_t format`
Audio format.
- `uint32_t mclk_HZ`
MCLK frequency value.
- `uint16_t recordSource`
record source
- `uint16_t recordChannelLeft`
record channel
- `uint16_t recordChannelRight`
record channel
- `uint16_t playSource`
play source
- `uint8_t slaveAddress`
code device slave address
- `codec_i2c_config_t i2cConfig`
i2c bus configuration

45.8.2.4 struct _wm8904_handle

Data Fields

- `wm8904_config_t * config`
wm8904 config pointer
- `uint8_t i2cHandle [WM8904_I2C_HANDLER_SIZE]`
i2c handle

45.8.3 Macro Definition Documentation

45.8.3.1 `#define FSL_WM8904_DRIVER_VERSION (MAKE_VERSION(2, 5, 1))`

45.8.3.2 `#define WM8904_I2C_ADDRESS (0x1A)`

45.8.3.3 `#define WM8904_I2C_BITRATE (400000U)`

45.8.4 Typedef Documentation

45.8.4.1 `typedef enum _wm8904_timeslot wm8904_timeslot_t`

45.8.4.2 `typedef enum _wm8904_protocol wm8904_protocol_t`

45.8.4.3 `typedef enum _wm8904_fs_ratio wm8904_fs_ratio_t`

45.8.4.4 `typedef enum _wm8904_sample_rate wm8904_sample_rate_t`

45.8.4.5 `typedef enum _wm8904_bit_width wm8904_bit_width_t`

45.8.4.6 `typedef struct _wm8904_audio_format wm8904_audio_format_t`

45.8.4.7 `typedef struct _wm8904_config wm8904_config_t`

45.8.5 Enumeration Type Documentation

45.8.5.1 anonymous enum

Enumerator

kStatus_WM8904_Success Success.

kStatus_WM8904_Fail Failure.

45.8.5.2 anonymous enum

Enumerator

kWM8904_LRCPolarityNormal LRC polarity normal.

kWM8904_LRCPolarityInverted LRC polarity inverted.

45.8.5.3 enum _wm8904_module

Enumerator

kWM8904_ModuleADC module ADC

kWM8904_ModuleDAC module DAC
kWM8904_ModulePGA module PGA
kWM8904_ModuleHeadphone module headphone
kWM8904_ModuleLineout module line out

45.8.5.4 anonymous enum

45.8.5.5 enum _wm8904_timeslot

Enumerator

kWM8904_TimeSlot0 time slot0
kWM8904_TimeSlot1 time slot1

45.8.5.6 enum _wm8904_protocol

Enumerator

kWM8904_ProtocolI2S I2S type.
kWM8904_ProtocolLeftJustified Left justified mode.
kWM8904_ProtocolRightJustified Right justified mode.
kWM8904_ProtocolPCMA PCM A mode.
kWM8904_ProtocolPCMB PCM B mode.

45.8.5.7 enum _wm8904_fs_ratio

Enumerator

kWM8904_FsRatio64X SYSCLK is $64 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio128X SYSCLK is $128 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio192X SYSCLK is $192 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio256X SYSCLK is $256 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio384X SYSCLK is $384 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio512X SYSCLK is $512 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio768X SYSCLK is $768 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio1024X SYSCLK is $1024 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio1408X SYSCLK is $1408 * \text{sample rate} * \text{frame width}$.
kWM8904_FsRatio1536X SYSCLK is $1536 * \text{sample rate} * \text{frame width}$.

45.8.5.8 enum _wm8904_sample_rate

Enumerator

kWM8904_SampleRate8kHz 8 kHz

kWM8904_SampleRate12kHz 12kHz
kWM8904_SampleRate16kHz 16kHz
kWM8904_SampleRate24kHz 24kHz
kWM8904_SampleRate32kHz 32kHz
kWM8904_SampleRate48kHz 48kHz
kWM8904_SampleRate11025Hz 11.025kHz
kWM8904_SampleRate22050Hz 22.05kHz
kWM8904_SampleRate44100Hz 44.1kHz

45.8.5.9 enum _wm8904_bit_width

Enumerator

kWM8904_BitWidth16 16 bits
kWM8904_BitWidth20 20 bits
kWM8904_BitWidth24 24 bits
kWM8904_BitWidth32 32 bits

45.8.5.10 anonymous enum

Enumerator

kWM8904_RecordSourceDifferentialLine record source from differential line
kWM8904_RecordSourceLineInput record source from line input
kWM8904_RecordSourceDifferentialMic record source from differential mic
kWM8904_RecordSourceDigitalMic record source from digital microphone

45.8.5.11 anonymous enum

Enumerator

kWM8904_RecordChannelLeft1 left record channel 1
kWM8904_RecordChannelLeft2 left record channel 2
kWM8904_RecordChannelLeft3 left record channel 3
kWM8904_RecordChannelRight1 right record channel 1
kWM8904_RecordChannelRight2 right record channel 2
kWM8904_RecordChannelRight3 right record channel 3
kWM8904_RecordChannelDifferentialPositive1 differential positive record channel 1
kWM8904_RecordChannelDifferentialPositive2 differential positive record channel 2
kWM8904_RecordChannelDifferentialPositive3 differential positive record channel 3
kWM8904_RecordChannelDifferentialNegative1 differential negative record channel 1
kWM8904_RecordChannelDifferentialNegative2 differential negative record channel 2
kWM8904_RecordChannelDifferentialNegative3 differential negative record channel 3

45.8.5.12 anonymous enum

Enumerator

kWM8904_PlaySourcePGA play source PGA, bypass ADC
kWM8904_PlaySourceDAC play source Input3

45.8.5.13 enum _wm8904_sys_clk_source

Enumerator

kWM8904_SysClkSourceMCLK wm8904 system clock soure from MCLK
kWM8904_SysClkSourceFLL wm8904 system clock soure from FLL

45.8.5.14 enum _wm8904_fl_clk_source

Enumerator

kWM8904_FLLClkSourceMCLK wm8904 FLL clock source from MCLK

45.8.6 Function Documentation**45.8.6.1 status_t WM8904_WriteRegister (wm8904_handle_t * handle, uint8_t reg, uint16_t value)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>value</i>	value to write.

Returns

kStatus_Success, else failed.

45.8.6.2 status_t WM8904_ReadRegister (wm8904_handle_t * handle, uint8_t reg, uint16_t * value)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>value</i>	value to read.

Returns

kStatus_Success, else failed.

45.8.6.3 **status_t WM8904_ModifyRegister (wm8904_handle_t * *handle*, uint8_t *reg*, uint16_t *mask*, uint16_t *value*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>reg</i>	register address.
<i>mask</i>	register bits mask.
<i>value</i>	value to write.

Returns

kStatus_Success, else failed.

45.8.6.4 **status_t WM8904_Init (wm8904_handle_t * *handle*, wm8904_config_t * *wm8904Config*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>wm8904Config</i>	WM8904 configuration structure.

45.8.6.5 **status_t WM8904_Deinit (wm8904_handle_t * *handle*)**

This function resets WM8904.

Parameters

<i>handle</i>	WM8904 handle structure.
---------------	--------------------------

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.6 void WM8904_GetDefaultConfig (wm8904_config_t * *config*)

The default values are:

master = false; protocol = kWM8904_ProtocolI2S; format.fsRatio = kWM8904_FsRatio64X; format.sampleRate = kWM8904_SampleRate48kHz; format.bitWidth = kWM8904_BitWidth16;

Parameters

<i>config</i>	default configurations of wm8904.
---------------	-----------------------------------

45.8.6.7 status_t WM8904_SetMasterSlave (wm8904_handle_t * *handle*, bool *master*)

Deprecated DO NOT USE THIS API ANYMORE. IT HAS BEEN SUPERCEDED BY [WM8904_SetMasterClock](#)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>master</i>	true for master, false for slave.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.8 status_t WM8904_SetMasterClock (wm8904_handle_t * *handle*, uint32_t *sysclk*, uint32_t *sampleRate*, uint32_t *bitWidth*)

User should pay attention to the sysclk parameter ,When using external MCLK as system clock source, the value should be frequency of MCLK, when using FLL as system clock source, the value should be frequency of the output of FLL.

Parameters

<i>handle</i>	WM8904 handle structure.
<i>sysclk</i>	system clock source frequency.
<i>sampleRate</i>	sample rate
<i>bitWidth</i>	bit width

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.9 status_t WM8904_SetFLLConfig (wm8904_handle_t * *handle*, wm8904_fl_config_t * *config*)

Parameters

<i>handle</i>	wm8904 handler pointer.
<i>config</i>	FLL configuration pointer.

45.8.6.10 status_t WM8904_SetProtocol (wm8904_handle_t * *handle*, wm8904_protocol_t *protocol*)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>protocol</i>	Audio transfer protocol.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.11 status_t WM8904_SetAudioFormat (wm8904_handle_t * *handle*, uint32_t *sysclk*, uint32_t *sampleRate*, uint32_t *bitWidth*)

User should pay attention to the *sysclk* parameter ,When using external MCLK as system clock source, the value should be frequency of MCLK, when using FLL as system clock source, the value should be frequency of the output of FLL.

Parameters

<i>handle</i>	WM8904 handle structure.
<i>sysclk</i>	system clock source frequency.
<i>sampleRate</i>	Sample rate frequency in Hz.
<i>bitWidth</i>	Audio data bit width.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.12 **status_t WM8904_CheckAudioFormat (wm8904_handle_t * *handle*, wm8904_audio_format_t * *format*, uint32_t *mclkFreq*)**

This api is used check the fsRatio setting based on the mclk and sample rate, if fsRatio setting is not correct, it will correct it according to mclk and sample rate.

Parameters

<i>handle</i>	WM8904 handle structure.
<i>format</i>	audio data format
<i>mclkFreq</i>	mclk frequency

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.13 **status_t WM8904_SetVolume (wm8904_handle_t * *handle*, uint16_t *volumeLeft*, uint16_t *volumeRight*)**

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57DB, 63 for 6DB.

Parameters

<i>handle</i>	WM8904 handle structure.
---------------	--------------------------

<i>volumeLeft</i>	left channel volume.
<i>volumeRight</i>	right channel volume.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.14 **status_t WM8904_SetMute (wm8904_handle_t * *handle*, bool *muteLeft*, bool *muteRight*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>muteLeft</i>	true to mute left channel, false to unmute.
<i>muteRight</i>	true to mute right channel, false to unmute.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.15 **status_t WM8904_SelectLRCPolarity (wm8904_handle_t * *handle*, uint32_t *polarity*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>polarity</i>	LRC clock polarity.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.16 **status_t WM8904_EnableDACTDMMMode (wm8904_handle_t * *handle*, wm8904_timeslot_t *timeSlot*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>timeSlot</i>	timeslot number.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.17 status_t WM8904_EnableADCTDMMMode (wm8904_handle_t * *handle*, wm8904_timeslot_t *timeSlot*)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>timeSlot</i>	timeslot number.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.18 status_t WM8904_SetModulePower (wm8904_handle_t * *handle*, wm8904_module_t *module*, bool *isEnabled*)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>module</i>	wm8904 module.
<i>isEnabled</i>	true is power on, false is power down.

Returns

kStatus_WM8904_Success if successful, different code otherwise..

45.8.6.19 status_t WM8904_SetDACVolume (wm8904_handle_t * *handle*, uint8_t *volume*)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>volume</i>	volume to be configured.

Returns

kStatus_WM8904_Success if successful, different code otherwise..

45.8.6.20 **status_t WM8904_SetChannelVolume (wm8904_handle_t * *handle*, uint32_t *channel*, uint32_t *volume*)**

The parameter should be from 0 to 63. The resulting volume will be. 0 for -57dB, 63 for 6DB.

Parameters

<i>handle</i>	codec handle structure.
<i>channel</i>	codec channel.
<i>volume</i>	volume value from 0 -63.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.21 **status_t WM8904_SetRecord (wm8904_handle_t * *handle*, uint32_t *recordSource*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>recordSource</i>	record source , can be a value of kCODEC_ModuleRecordSourceDifferentialLine, kCODEC_ModuleRecordSourceDifferentialMic, kCODEC_ModuleRecordSourceSingleEndMic, kCODEC_ModuleRecordSourceDigitalMic.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.6.22 **status_t WM8904_SetRecordChannel (wm8904_handle_t * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)**

Parameters

<i>handle</i>	WM8904 handle structure.
<i>leftRecord-Channel</i>	channel number of left record channel when using differential source, channel number of single end left channel when using single end source, channel number of digital mic when using digital mic source.
<i>rightRecord-Channel</i>	channel number of right record channel when using differential source, channel number of single end right channel when using single end source.

Returns

kStatus_WM8904_Success if successful, different code otherwise..

45.8.6.23 status_t WM8904_SetPlay (wm8904_handle_t * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	WM8904 handle structure.
<i>playSource</i>	play source , can be a value of kCODEC_ModuleHeadphoneSourcePGA, kCODEC_ModuleHeadphoneSourceDAC, kCODEC_ModuleLineoutSourcePGA, kCODEC_ModuleLineoutSourceDAC.

Returns

kStatus_WM8904_Success if successful, different code otherwise..

45.8.6.24 status_t WM8904_SetChannelMute (wm8904_handle_t * *handle*, uint32_t *channel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle structure.
<i>channel</i>	codec module name.
<i>isMute</i>	true is mute, false unmute.

Returns

kStatus_WM8904_Success if successful, different code otherwise.

45.8.7 WM8904 Adapter

45.8.7.1 Overview

The wm8904 adapter provides a codec unify control interface.

Macros

- #define `HAL_CODEC_WM8904_HANDLER_SIZE` (`WM8904_I2C_HANDLER_SIZE + 4`)
codec handler size

Functions

- `status_t HAL_CODEC_WM8904_Init` (void *handle, void *config)
Codec initialization.
- `status_t HAL_CODEC_WM8904_Deinit` (void *handle)
Codec de-initialization.
- `status_t HAL_CODEC_WM8904_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- `status_t HAL_CODEC_WM8904_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- `status_t HAL_CODEC_WM8904_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- `status_t HAL_CODEC_WM8904_SetPower` (void *handle, uint32_t module, bool powerOn)
set audio codec module power.
- `status_t HAL_CODEC_WM8904_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- `status_t HAL_CODEC_WM8904_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- `status_t HAL_CODEC_WM8904_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- `status_t HAL_CODEC_WM8904_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.
- static `status_t HAL_CODEC_Init` (void *handle, void *config)
Codec initialization.
- static `status_t HAL_CODEC_Deinit` (void *handle)
Codec de-initialization.
- static `status_t HAL_CODEC_SetFormat` (void *handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)
set audio data format.
- static `status_t HAL_CODEC_SetVolume` (void *handle, uint32_t playChannel, uint32_t volume)
set audio codec module volume.
- static `status_t HAL_CODEC_SetMute` (void *handle, uint32_t playChannel, bool isMute)
set audio codec module mute.
- static `status_t HAL_CODEC_SetPower` (void *handle, uint32_t module, bool powerOn)

- *set audio codec module power.*
- static `status_t HAL_CODEC_SetRecord` (void *handle, uint32_t recordSource)
codec set record source.
- static `status_t HAL_CODEC_SetRecordChannel` (void *handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel)
codec set record channel.
- static `status_t HAL_CODEC_SetPlay` (void *handle, uint32_t playSource)
codec set play source.
- static `status_t HAL_CODEC_ModuleControl` (void *handle, uint32_t cmd, uint32_t data)
codec module control.

45.8.7.2 Function Documentation

45.8.7.2.1 status_t HAL_CODEC_WM8904_Init (void * handle, void * config)

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

kStatus_Success is success, else initial failed.

45.8.7.2.2 status_t HAL_CODEC_WM8904_Deinit (void * handle)

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.8.7.2.3 status_t HAL_CODEC_WM8904_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth)

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.4 status_t HAL_CODEC_WM8904_SetVolume (void * *handle*, uint32_t *playChannel*, uint32_t *volume*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.5 status_t HAL_CODEC_WM8904_SetMute (void * *handle*, uint32_t *playChannel*, bool *isMute*)

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of _codec_play_channel.
<i>isMute</i>	true is mute, false is unmute.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.6 status_t HAL_CODEC_WM8904_SetPower (void * *handle*, uint32_t *module*, bool *powerOn*)

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.7 status_t HAL_CODEC_WM8904_SetRecord (void * *handle*, uint32_t *recordSource*)

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of _codec_record_source.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.8 status_t HAL_CODEC_WM8904_SetRecordChannel (void * *handle*, uint32_t *leftRecordChannel*, uint32_t *rightRecordChannel*)

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value or combine value of member in _codec_record_channel.
<i>rightRecord-Channel</i>	audio codec record channel, reference _codec_record_channel, can be a value combine of member in _codec_record_channel.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.9 status_t HAL_CODEC_WM8904_SetPlay (void * *handle*, uint32_t *playSource*)

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.10 `status_t HAL_CODEC_WM8904_ModuleControl (void * handle, uint32_t cmd, uint32_t data)`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.11 `static status_t HAL_CODEC_Init (void * handle, void * config) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>config</i>	codec configuration.

Returns

`kStatus_Success` is success, else initial failed.

45.8.7.2.12 `static status_t HAL_CODEC_Deinit (void * handle) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
---------------	---------------

Returns

kStatus_Success is success, else de-initial failed.

45.8.7.2.13 `static status_t HAL_CODEC_SetFormat (void * handle, uint32_t mclk, uint32_t sampleRate, uint32_t bitWidth) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>mclk</i>	master clock frequency in HZ.
<i>sampleRate</i>	sample rate in HZ.
<i>bitWidth</i>	bit width.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.14 `static status_t HAL_CODEC_SetVolume (void * handle, uint32_t playChannel, uint32_t volume) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>volume</i>	volume value, support 0 ~ 100, 0 is mute, 100 is the maximum volume value.

Returns

kStatus_Success is success, else configure failed.

45.8.7.2.15 `static status_t HAL_CODEC_SetMute (void * handle, uint32_t playChannel, bool isMute) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playChannel</i>	audio codec play channel, can be a value or combine value of <code>_codec_play_channel</code> .
<i>isMute</i>	true is mute, false is unmute.

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.16 `static status_t HAL_CODEC_SetPower (void * handle, uint32_t module, bool powerOn) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>module</i>	audio codec module.
<i>powerOn</i>	true is power on, false is power down.

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.17 `static status_t HAL_CODEC_SetRecord (void * handle, uint32_t recordSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>recordSource</i>	audio codec record source, can be a value or combine value of <code>_codec_record_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.18 `static status_t HAL_CODEC_SetRecordChannel (void * handle, uint32_t leftRecordChannel, uint32_t rightRecordChannel) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>leftRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .
<i>rightRecord-Channel</i>	audio codec record channel, reference <code>_codec_record_channel</code> , can be a value or combine value of member in <code>_codec_record_channel</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.19 `static status_t HAL_CODEC_SetPlay (void * handle, uint32_t playSource) [inline], [static]`

Parameters

<i>handle</i>	codec handle.
<i>playSource</i>	audio codec play source, can be a value or combine value of <code>_codec_play_source</code> .

Returns

`kStatus_Success` is success, else configure failed.

45.8.7.2.20 `static status_t HAL_CODEC_ModuleControl (void * handle, uint32_t cmd, uint32_t data) [inline], [static]`

This function is used for codec module control, support switch digital interface cmd, can be expand to support codec module specific feature

Parameters

<i>handle</i>	codec handle.
<i>cmd</i>	module control cmd, reference <code>_codec_module_ctrl_cmd</code> .
<i>data</i>	value to write, when cmd is <code>kCODEC_ModuleRecordSourceChannel</code> , the data should be a value combine of channel and source, please reference macro <code>CODEC_MODULE_RECORD_SOURCE_CHANNEL(source, LP, LN, RP, RN)</code> , reference codec specific driver for detail configurations.

Returns

`kStatus_Success` is success, else configure failed.

Chapter 46

Serial Manager

46.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

Modules

- [Serial Port SWO](#)
- [Serial Port USB](#)
- [Serial Port Uart](#)

Data Structures

- struct [_serial_manager_config](#)
serial manager config structure [More...](#)
- struct [_serial_manager_callback_message](#)
Callback message structure. [More...](#)

Macros

- #define [SERIAL_MANAGER_NON_BLOCKING_MODE](#) (1U)
Enable or disable serial manager non-blocking mode (1 - enable, 0 - disable)
- #define [SERIAL_MANAGER_RING_BUFFER_FLOWCONTROL](#) (0U)
Enable or ring buffer flow control (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_UART](#) (0U)
Enable or disable uart port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_UART_DMA](#) (0U)
Enable or disable uart dma port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_USBCDC](#) (0U)
Enable or disable USB CDC port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_SWO](#) (0U)
Enable or disable SWO port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_VIRTUAL](#) (0U)
Enable or disable USB CDC virtual port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_RPMSG](#) (0U)
Enable or disable rPMSG port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_SPI_MASTER](#) (0U)
Enable or disable SPI Master port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_SPI_SLAVE](#) (0U)
Enable or disable SPI Slave port (1 - enable, 0 - disable)
- #define [SERIAL_PORT_TYPE_BLE_WU](#) (0U)
Enable or disable BLE WU port (1 - enable, 0 - disable)

- #define `SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE` (1U)
Set the default delay time in ms used by `SerialManager_WriteTimeDelay()`.
- #define `SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE` (1U)
Set the default delay time in ms used by `SerialManager_ReadTimeDelay()`.
- #define `SERIAL_MANAGER_TASK_HANDLE_RX_AVAILABLE_NOTIFY` (0U)
Enable or disable `SerialManager_Task()` handle RX data available notify.
- #define `SERIAL_MANAGER_WRITE_HANDLE_SIZE` (44U)
Set serial manager write handle size.
- #define `SERIAL_MANAGER_USE_COMMON_TASK` (0U)
`SERIAL_PORT_UART_HANDLE_SIZE/SERIAL_PORT_USB_CDC_HANDLE_SIZE` + serial manager dedicated size.
- #define `SERIAL_MANAGER_HANDLE_SIZE` (`SERIAL_MANAGER_HANDLE_SIZE_TEMP` + 124U)
Definition of serial manager handle size.
- #define `SERIAL_MANAGER_HANDLE_DEFINE`(name) `uint32_t name[(((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]`
Defines the serial manager handle.
- #define `SERIAL_MANAGER_WRITE_HANDLE_DEFINE`(name) `uint32_t name[(((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]`
Defines the serial manager write handle.
- #define `SERIAL_MANAGER_READ_HANDLE_DEFINE`(name) `uint32_t name[(((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]`
Defines the serial manager read handle.
- #define `SERIAL_MANAGER_TASK_PRIORITY` (2U)
Macro to set serial manager task priority.
- #define `SERIAL_MANAGER_TASK_STACK_SIZE` (1000U)
Macro to set serial manager task stack size.

Typedefs

- typedef void * `serial_handle_t`
The handle of the serial manager module.
- typedef void * `serial_write_handle_t`
The write handle of the serial manager module.
- typedef void * `serial_read_handle_t`
The read handle of the serial manager module.
- typedef enum `_serial_port_type` `serial_port_type_t`
serial port type
- typedef enum `_serial_manager_type` `serial_manager_type_t`
serial manager type
- typedef struct
`_serial_manager_config` `serial_manager_config_t`
serial manager config structure
- typedef enum `_serial_manager_status` `serial_manager_status_t`
serial manager error code
- typedef struct
`_serial_manager_callback_message` `serial_manager_callback_message_t`
Callback message structure.
- typedef void(* `serial_manager_callback_t`)(void *callbackParam, `serial_manager_callback_message_t` *message, `serial_manager_status_t` status)

- serial manager callback function*
 • typedef int32_t(* [serial_manager_lowpower_critical_callback_t](#))(int32_t power_mode)
serial manager Lowpower Critical callback function

Enumerations

- enum [_serial_port_type](#) {
[kSerialPort_None](#) = 0U,
[kSerialPort_Uart](#) = 1U,
[kSerialPort_UsbCdc](#),
[kSerialPort_Swo](#),
[kSerialPort_Virtual](#),
[kSerialPort_Rpmsg](#),
[kSerialPort_UartDma](#),
[kSerialPort_SpiMaster](#),
[kSerialPort_SpiSlave](#),
[kSerialPort_BleWu](#) }
serial port type
- enum [_serial_manager_type](#) {
[kSerialManager_NonBlocking](#) = 0x0U,
[kSerialManager_Blocking](#) = 0x8F41U }
serial manager type
- enum [_serial_manager_status](#) {
[kStatus_SerialManager_Success](#) = kStatus_Success,
[kStatus_SerialManager_Error](#) = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1),
[kStatus_SerialManager_Busy](#) = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2),
[kStatus_SerialManager_Notify](#) = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3),
[kStatus_SerialManager_Canceled](#),
[kStatus_SerialManager_HandleConflict](#) = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 5),
[kStatus_SerialManager_RingBufferOverflow](#),
[kStatus_SerialManager_NotConnected](#) = MAKE_STATUS(kStatusGroup_SERIALMANAGER, 7) }
serial manager error code

Functions

- [serial_manager_status_t SerialManager_Init](#) ([serial_handle_t](#) serialHandle, const [serial_manager_config_t](#) *serialConfig)
Initializes a serial manager module with the serial manager handle and the user configuration structure.
- [serial_manager_status_t SerialManager_Deinit](#) ([serial_handle_t](#) serialHandle)
De-initializes the serial manager module instance.
- [serial_manager_status_t SerialManager_OpenWriteHandle](#) ([serial_handle_t](#) serialHandle, [serial_write_handle_t](#) writeHandle)
Opens a writing handle for the serial manager module.
- [serial_manager_status_t SerialManager_CloseWriteHandle](#) ([serial_write_handle_t](#) writeHandle)
Closes a writing handle for the serial manager module.

- [serial_manager_status_t SerialManager_OpenReadHandle](#) ([serial_handle_t](#) serialHandle, [serial_read_handle_t](#) readHandle)
Opens a reading handle for the serial manager module.
- [serial_manager_status_t SerialManager_CloseReadHandle](#) ([serial_read_handle_t](#) readHandle)
Closes a reading for the serial manager module.
- [serial_manager_status_t SerialManager_WriteBlocking](#) ([serial_write_handle_t](#) writeHandle, [uint8_t](#) *buffer, [uint32_t](#) length)
Transmits data with the blocking mode.
- [serial_manager_status_t SerialManager_ReadBlocking](#) ([serial_read_handle_t](#) readHandle, [uint8_t](#) *buffer, [uint32_t](#) length)
Reads data with the blocking mode.
- [serial_manager_status_t SerialManager_WriteNonBlocking](#) ([serial_write_handle_t](#) writeHandle, [uint8_t](#) *buffer, [uint32_t](#) length)
Transmits data with the non-blocking mode.
- [serial_manager_status_t SerialManager_ReadNonBlocking](#) ([serial_read_handle_t](#) readHandle, [uint8_t](#) *buffer, [uint32_t](#) length)
Reads data with the non-blocking mode.
- [serial_manager_status_t SerialManager_TryRead](#) ([serial_read_handle_t](#) readHandle, [uint8_t](#) *buffer, [uint32_t](#) length, [uint32_t](#) *receivedLength)
Tries to read data.
- [serial_manager_status_t SerialManager_CancelWriting](#) ([serial_write_handle_t](#) writeHandle)
Cancels unfinished send transmission.
- [serial_manager_status_t SerialManager_CancelReading](#) ([serial_read_handle_t](#) readHandle)
Cancels unfinished receive transmission.
- [serial_manager_status_t SerialManager_InstallTxCallback](#) ([serial_write_handle_t](#) writeHandle, [serial_manager_callback_t](#) callback, void *callbackParam)
Installs a TX callback and callback parameter.
- [serial_manager_status_t SerialManager_InstallRxCallback](#) ([serial_read_handle_t](#) readHandle, [serial_manager_callback_t](#) callback, void *callbackParam)
Installs a RX callback and callback parameter.
- static bool [SerialManager_needPollingIsr](#) (void)
Check if need polling ISR.
- [serial_manager_status_t SerialManager_EnterLowpower](#) ([serial_handle_t](#) serialHandle)
Prepares to enter low power consumption.
- [serial_manager_status_t SerialManager_ExitLowpower](#) ([serial_handle_t](#) serialHandle)
Restores from low power consumption.
- void [SerialManager_SetLowpowerCriticalCb](#) (const [serial_manager_lowpower_critical_CBs_t](#) *pfCallback)
This function performs initialization of the callbacks structure used to disable lowpower when serial manager is active.

46.2 Data Structure Documentation

46.2.1 struct _serial_manager_config

Data Fields

- [uint8_t](#) * [ringBuffer](#)
Ring buffer address, it is used to buffer data received by the hardware.

- `uint32_t ringBufferSize`
The size of the ring buffer.
- `serial_port_type_t type`
Serial port type.
- `serial_manager_type_t blockType`
Serial manager port type.
- `void * portConfig`
Serial port configuration.

Field Documentation

(1) `uint8_t* _serial_manager_config::ringBuffer`

Besides, the memory space cannot be free during the lifetime of the serial manager module.

46.2.2 `struct _serial_manager_callback_message`

Data Fields

- `uint8_t * buffer`
Transferred buffer.
- `uint32_t length`
Transferred data length.

46.3 Macro Definition Documentation

46.3.1 `#define SERIAL_MANAGER_WRITE_TIME_DELAY_DEFAULT_VALUE (1U)`

46.3.2 `#define SERIAL_MANAGER_READ_TIME_DELAY_DEFAULT_VALUE (1U)`

46.3.3 `#define SERIAL_MANAGER_USE_COMMON_TASK (0U)`

Macro to determine whether use common task.

46.3.4 `#define SERIAL_MANAGER_HANDLE_SIZE (SERIAL_MANAGER_HANDLE_SIZE_TEMP + 124U)`

46.3.5 `#define SERIAL_MANAGER_HANDLE_DEFINE(name) uint32_t name[(((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]`

This macro is used to define a 4 byte aligned serial manager handle. Then use "(serial_handle_t)name" to get the serial manager handle.

The macro should be global and could be optional. You could also define serial manager handle by yourself.

This is an example,

```
* SERIAL_MANAGER_HANDLE_DEFINE(serialManagerHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager handle.
-------------	---

46.3.6 #define SERIAL_MANAGER_WRITE_HANDLE_DEFINE(*name*) uint32_t name[(((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager write handle. Then use "(serial_write_handle_*t*)name" to get the serial manager write handle.

The macro should be global and could be optional. You could also define serial manager write handle by yourself.

This is an example,

```
* SERIAL_MANAGER_WRITE_HANDLE_DEFINE(serialManagerwriteHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager write handle.
-------------	---

46.3.7 #define SERIAL_MANAGER_READ_HANDLE_DEFINE(*name*) uint32_t name[(((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned serial manager read handle. Then use "(serial_read_handle_*t*)name" to get the serial manager read handle.

The macro should be global and could be optional. You could also define serial manager read handle by yourself.

This is an example,

```
* SERIAL_MANAGER_READ_HANDLE_DEFINE(serialManagerReadHandle);
*
```

Parameters

<i>name</i>	The name string of the serial manager read handle.
-------------	--

46.3.8 #define SERIAL_MANAGER_TASK_PRIORITY (2U)

46.3.9 #define SERIAL_MANAGER_TASK_STACK_SIZE (1000U)

46.4 Enumeration Type Documentation

46.4.1 enum _serial_port_type

Enumerator

kSerialPort_None Serial port is none.
kSerialPort_Uart Serial port UART.
kSerialPort_UsbCdc Serial port USB CDC.
kSerialPort_Swo Serial port SWO.
kSerialPort_Virtual Serial port Virtual.
kSerialPort_Rpmsg Serial port RPMSG.
kSerialPort_UartDma Serial port UART DMA.
kSerialPort_SpiMaster Serial port SPIMASTER.
kSerialPort_SpiSlave Serial port SPISLAVE.
kSerialPort_BleWu Serial port BLE WU.

46.4.2 enum _serial_manager_type

Enumerator

kSerialManager_NonBlocking None blocking handle.
kSerialManager_Blocking Blocking handle.

46.4.3 enum _serial_manager_status

Enumerator

kStatus_SerialManager_Success Success.
kStatus_SerialManager_Error Failed.
kStatus_SerialManager_Busy Busy.
kStatus_SerialManager_Notify Ring buffer is not empty.
kStatus_SerialManager_Canceled the non-blocking request is canceled

kStatus_SerialManager_HandleConflict The handle is opened.

kStatus_SerialManager_RingBufferOverflow The ring buffer is overflowed.

kStatus_SerialManager_NotConnected The host is not connected.

46.5 Function Documentation

46.5.1 serial_manager_status_t SerialManager_Init (serial_handle_t serialHandle, const serial_manager_config_t * serialConfig)

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size [SERIAL_MANAGER_HANDLE_SIZE](#) allocated by the caller. The Serial Manager module supports three types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc), USB CDC and swo. Please refer to [serial_port_type_t](#) for serial port setting. These three types can be set by using [serial_manager_config_t](#).

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_uart_config_t uartConfig;
* config.type = kSerialPort_Uart;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* uartConfig.instance = 0;
* uartConfig.clockRate = 24000000;
* uartConfig.baudRate = 115200;
* uartConfig.parityMode = kSerialManager_UartParityDisabled;
* uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
* uartConfig.enableRx = 1;
* uartConfig.enableTx = 1;
* uartConfig.enableRxRTS = 0;
* uartConfig.enableTxCTS = 0;
* config.portConfig = &uartConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

For USB CDC,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static SERIAL_MANAGER_HANDLE_DEFINE(s_serialHandle);
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_usb_cdc_config_t usbCdcConfig;
* config.type = kSerialPort_UsbCdc;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* usbCdcConfig.controllerIndex =
*     kSerialManager_UsbControllerKhci0;
* config.portConfig = &usbCdcConfig;
* SerialManager_Init((serial_handle_t)s_serialHandle, &config);
*
```

Parameters

<i>serialHandle</i>	Pointer to point to a memory space of size SERIAL_MANAGER_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_HANDLE_DEFINE(serialHandle) ; or <code>uint32_t serialHandle[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>serialConfig</i>	Pointer to user-defined configuration structure.

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The Serial Manager module initialization succeed.

46.5.2 `serial_manager_status_t SerialManager_Deinit (serial_handle_t serialHandle)`

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return `kStatus_SerialManager_Busy`.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

Return values

<i>kStatus_SerialManager_Success</i>	The serial manager de-initialization succeed.
<i>kStatus_SerialManager_Busy</i>	Opened reading or writing handle is not closed.

46.5.3 `serial_manager_status_t SerialManager_OpenWriteHandle (serial_handle_t serialHandle, serial_write_handle_t writeHandle)`

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling [SerialManager_OpenWriteHandle](#). Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>writeHandle</i>	The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_WRITE_HANDLE_DEFINE(writeHandle) ; or <code>uint32_t writeHandle[((SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_HandleConflict</i>	The writing handle was opened.
<i>kStatus_SerialManager_Success</i>	The writing handle is opened.

Example below shows how to use this API to write data. For task 1,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle1);
*  static uint8_t s_nonBlockingWelcome1[] = "This is non-blocking writing log for task1!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*    , (serial_write_handle_t)s_serialWriteHandle1);
*  SerialManager_InstallTxCallback((
*    serial_write_handle_t)s_serialWriteHandle1,
*    Task1_SerialManagerTxCallback,
*    s_serialWriteHandle1);
*  SerialManager_WriteNonBlocking((
*    serial_write_handle_t)s_serialWriteHandle1,
*    s_nonBlockingWelcome1,
*    sizeof(s_nonBlockingWelcome1) - 1U);
*
```

For task 2,

```
*  static SERIAL_MANAGER_WRITE_HANDLE_DEFINE(s_serialWriteHandle2);
*  static uint8_t s_nonBlockingWelcome2[] = "This is non-blocking writing log for task2!\r\n";
*  SerialManager_OpenWriteHandle((serial_handle_t)serialHandle
*    , (serial_write_handle_t)s_serialWriteHandle2);
*  SerialManager_InstallTxCallback((
*    serial_write_handle_t)s_serialWriteHandle2,
*    Task2_SerialManagerTxCallback,
*    s_serialWriteHandle2);
*  SerialManager_WriteNonBlocking((
*    serial_write_handle_t)s_serialWriteHandle2,
*    s_nonBlockingWelcome2,
*    sizeof(s_nonBlockingWelcome2) - 1U);
*
```

46.5.4 `serial_manager_status_t` `SerialManager_CloseWriteHandle` (`serial_write_handle_t` *writeHandle*)

This function Closes a writing handle for the serial manager module.

Parameters

<i>writeHandle</i>	The serial manager module writing handle pointer.
--------------------	---

Return values

<i>kStatus_SerialManager_Success</i>	The writing handle is closed.
--------------------------------------	-------------------------------

46.5.5 serial_manager_status_t SerialManager_OpenReadHandle (serial_handle_t serialHandle, serial_read_handle_t readHandle)

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code `kStatus_SerialManager_Busy` would be returned when the previous reading handle is not closed. And there can only be one buffer for receiving for the reading handle at the same time.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices.
<i>readHandle</i>	The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: SERIAL_MANAGER_READ_HANDLE_DEFINE(readHandle) ; or <code>uint32_t readHandle[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>

Return values

<i>kStatus_SerialManager_Error</i>	An error occurred.
<i>kStatus_SerialManager_Success</i>	The reading handle is opened.
<i>kStatus_SerialManager_Busy</i>	Previous reading handle is not closed.

Example below shows how to use this API to read data.

```
*  static SERIAL_MANAGER_READ_HANDLE_DEFINE(s_serialReadHandle);
*  SerialManager_OpenReadHandle((serial_handle_t)serialHandle,
*    (serial_read_handle_t)s_serialReadHandle);
*  static uint8_t s_nonBlockingBuffer[64];
*  SerialManager_InstallRxCallback((
*    serial_read_handle_t)s_serialReadHandle,
*    APP_SerialManagerRxCallback,
*    s_serialReadHandle);
```

```

* SerialManager_ReadNonBlocking((
    serial_read_handle_t)s_serialReadHandle,
*                               s_nonBlockingBuffer,
*                               sizeof(s_nonBlockingBuffer));
*

```

46.5.6 serial_manager_status_t SerialManager_CloseReadHandle (serial_read_handle_t readHandle)

This function Closes a reading for the serial manager module.

Parameters

<i>readHandle</i>	The serial manager module reading handle pointer.
-------------------	---

Return values

<i>kStatus_SerialManager_ - Success</i>	The reading handle is closed.
---	-------------------------------

46.5.7 serial_manager_status_t SerialManager_WriteBlocking (serial_write_handle_t writeHandle, uint8_t * buffer, uint32_t length)

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function [SerialManager_WriteBlocking](#) and the function `SerialManager_WriteNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelWriting` cannot be used to abort the transmission of this function.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
--------------------	---

<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SerialManager_</i> <i>Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_</i> <i>Busy</i>	Previous transmission still not finished; data not all sent yet.
<i>kStatus_SerialManager_</i> <i>Error</i>	An error occurred.

46.5.8 `serial_manager_status_t SerialManager_ReadBlocking (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length)`

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function [SerialManager_ReadBlocking](#) and the function `SerialManager_ReadNonBlocking` cannot be used at the same time. And, the function `SerialManager_CancelReading` cannot be used to abort the transmission of this function.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

Return values

<i>kStatus_SerialManager_</i> <i>Success</i>	Successfully received all data.
---	---------------------------------

<i>kStatus_SerialManager_ - Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_ - Error</i>	An error occurred.

46.5.9 serial_manager_status_t SerialManager_WriteNonBlocking (serial_write_handle_t writeHandle, uint8_t * buffer, uint32_t length)

This is a non-blocking function, which returns directly without waiting for all data to be sent. When all data is sent, the module notifies the upper layer through a TX callback function and passes the status parameter [kStatus_SerialManager_Success](#). This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

Note

The function [SerialManager_WriteBlocking](#) and the function [SerialManager_WriteNonBlocking](#) cannot be used at the same time. And, the TX callback is mandatory before the function could be used.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to write.
<i>length</i>	Length of the data to write.

Return values

<i>kStatus_SerialManager_ - Success</i>	Successfully sent all data.
<i>kStatus_SerialManager_ - Busy</i>	Previous transmission still not finished; data not all sent yet.
<i>kStatus_SerialManager_ - Error</i>	An error occurred.

46.5.10 serial_manager_status_t SerialManager_ReadNonBlocking (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length)

This is a non-blocking function, which returns directly without waiting for all data to be received. When all data is received, the module driver notifies the upper layer through a RX callback function and passes the

status parameter [kStatus_SerialManager_Success](#). This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for receiving for the reading handle at the same time.

Note

The function [SerialManager_ReadBlocking](#) and the function [SerialManager_ReadNonBlocking](#) cannot be used at the same time. And, the RX callback is mandatory before the function could be used.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.

Return values

<i>kStatus_SerialManager_ - Success</i>	Successfully received all data.
<i>kStatus_SerialManager_ - Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_ - Error</i>	An error occurred.

46.5.11 serial_manager_status_t SerialManager_TryRead (serial_read_handle_t readHandle, uint8_t * buffer, uint32_t length, uint32_t * receivedLength)

The function tries to read data from internal ring buffer. If the ring buffer is not empty, the data will be copied from ring buffer to up layer buffer. The copied length is the minimum of the ring buffer and up layer length. After the data is copied, the actual data length is passed by the parameter length. And There can only one buffer for receiving for the reading handle at the same time.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>buffer</i>	Start address of the data to store the received data.
<i>length</i>	The length of the data to be received.
<i>receivedLength</i>	Length received from the ring buffer directly.

Return values

<i>kStatus_SerialManager_- Success</i>	Successfully received all data.
<i>kStatus_SerialManager_- Busy</i>	Previous transmission still not finished; data not all received yet.
<i>kStatus_SerialManager_- Error</i>	An error occurred.

46.5.12 serial_manager_status_t SerialManager_CancelWriting (serial_write_handle_t writeHandle)

The function cancels unfinished send transmission. When the transfer is canceled, the module notifies the upper layer through a TX callback function and passes the status parameter [kStatus_SerialManager_Canceled](#).

Note

The function [SerialManager_CancelWriting](#) cannot be used to abort the transmission of the function [SerialManager_WriteBlocking](#).

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
--------------------	---

Return values

<i>kStatus_SerialManager_- Success</i>	Get successfully abort the sending.
<i>kStatus_SerialManager_- Error</i>	An error occurred.

46.5.13 serial_manager_status_t SerialManager_CancelReading (serial_read_handle_t readHandle)

The function cancels unfinished receive transmission. When the transfer is canceled, the module notifies the upper layer through a RX callback function and passes the status parameter [kStatus_SerialManager_Canceled](#).

Note

The function [SerialManager_CancelReading](#) cannot be used to abort the transmission of the function [SerialManager_ReadBlocking](#).

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
-------------------	---

Return values

<i>kStatus_SerialManager_</i> <i>Success</i>	Get successfully abort the receiving.
<i>kStatus_SerialManager_</i> <i>Error</i>	An error occurred.

46.5.14 **serial_manager_status_t SerialManager_InstallTxCallback (serial_write_handle_t writeHandle, serial_manager_callback_t callback, void * callbackParam)**

This function is used to install the TX callback and callback parameter for the serial manager module. When any status of TX transmission changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>writeHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Return values

<i>kStatus_SerialManager_</i> <i>Success</i>	Successfully install the callback.
---	------------------------------------

46.5.15 **serial_manager_status_t SerialManager_InstallRxCallback (serial_read_handle_t readHandle, serial_manager_callback_t callback, void * callbackParam)**

This function is used to install the RX callback and callback parameter for the serial manager module. When any status of RX transmission changed, the driver will notify the upper layer by the installed callback

function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>readHandle</i>	The serial manager module handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Return values

<i>kStatus_SerialManager_- Success</i>	Successfully install the callback.
--	------------------------------------

46.5.16 static bool SerialManager_needPollingIsr (void) [inline], [static]

This function is used to check if need polling ISR.

Return values

<i>TRUE</i>	if need polling.
-------------	------------------

46.5.17 serial_manager_status_t SerialManager_EnterLowpower (serial_handle_t serialHandle)

This function is used to prepare to enter low power consumption.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

Return values

<i>kStatus_SerialManager_- Success</i>	Successful operation.
--	-----------------------

46.5.18 serial_manager_status_t SerialManager_ExitLowpower (serial_handle_t serialHandle)

This function is used to restore from low power consumption.

Parameters

<i>serialHandle</i>	The serial manager module handle pointer.
---------------------	---

Return values

<i>kStatus_SerialManager_ - Success</i>	Successful operation.
---	-----------------------

**46.5.19 void SerialManager_SetLowpowerCriticalCb (const serial_manager_ -
lowpower_critical_CBs_t * *pfCallback*)**

Parameters

<i>pfCallback</i>	Pointer to the function structure used to allow/disable lowpower.
-------------------	---

46.6 Serial Port Uart

46.6.1 Overview

Macros

- #define `SERIAL_PORT_UART_DMA_RECEIVE_DATA_LENGTH` (64U)
serial port uart handle size
- #define `SERIAL_USE_CONFIGURE_STRUCTURE` (0U)
Enable or disable the configure structure pointer.

Typedefs

- typedef enum
`_serial_port_uart_parity_mode` `serial_port_uart_parity_mode_t`
serial port uart parity mode
- typedef enum
`_serial_port_uart_stop_bit_count` `serial_port_uart_stop_bit_count_t`
serial port uart stop bit count

Enumerations

- enum `_serial_port_uart_parity_mode` {
`kSerialManager_UartParityDisabled` = 0x0U,
`kSerialManager_UartParityEven` = 0x2U,
`kSerialManager_UartParityOdd` = 0x3U }
serial port uart parity mode
- enum `_serial_port_uart_stop_bit_count` {
`kSerialManager_UartOneStopBit` = 0U,
`kSerialManager_UartTwoStopBit` = 1U }
serial port uart stop bit count

46.6.2 Enumeration Type Documentation

46.6.2.1 enum `_serial_port_uart_parity_mode`

Enumerator

- `kSerialManager_UartParityDisabled`* Parity disabled.
- `kSerialManager_UartParityEven`* Parity even enabled.
- `kSerialManager_UartParityOdd`* Parity odd enabled.

46.6.2.2 enum _serial_port_uart_stop_bit_count

Enumerator

kSerialManager_UartOneStopBit One stop bit.

kSerialManager_UartTwoStopBit Two stop bits.

46.7 Serial Port USB

46.7.1 Overview

Modules

- [USB Device Configuration](#)

Data Structures

- [struct _serial_port_usb_cdc_config](#)
serial port usb config struct [More...](#)

Macros

- [#define SERIAL_PORT_USB_CDC_HANDLE_SIZE \(72U\)](#)
serial port usb handle size
- [#define USB_DEVICE_INTERRUPT_PRIORITY \(3U\)](#)
USB interrupt priority.

Typedefs

- typedef enum
[_serial_port_usb_cdc_controller_index](#) [serial_port_usb_cdc_controller_index_t](#)
USB controller ID.
- typedef struct
[_serial_port_usb_cdc_config](#) [serial_port_usb_cdc_config_t](#)
serial port usb config struct

Enumerations

- enum [_serial_port_usb_cdc_controller_index](#) {
[kSerialManager_UsbControllerKhci0](#) = 0U,
[kSerialManager_UsbControllerKhci1](#) = 1U,
[kSerialManager_UsbControllerEhci0](#) = 2U,
[kSerialManager_UsbControllerEhci1](#) = 3U,
[kSerialManager_UsbControllerLpcIp3511Fs0](#) = 4U,
[kSerialManager_UsbControllerLpcIp3511Fs1](#) = 5U,
[kSerialManager_UsbControllerLpcIp3511Hs0](#) = 6U,
[kSerialManager_UsbControllerLpcIp3511Hs1](#) = 7U,
[kSerialManager_UsbControllerOhci0](#) = 8U,
[kSerialManager_UsbControllerOhci1](#) = 9U,
[kSerialManager_UsbControllerIp3516Hs0](#) = 10U,

`kSerialManager_UsbControllerIp3516Hs1 = 11U }`
USB controller ID.

46.7.2 Data Structure Documentation

46.7.2.1 struct _serial_port_usb_cdc_config

Data Fields

- `serial_port_usb_cdc_controller_index_t controllerIndex`
controller index

46.7.3 Enumeration Type Documentation

46.7.3.1 enum _serial_port_usb_cdc_controller_index

Enumerator

kSerialManager_UsbControllerKhci0 KHCI 0U.

kSerialManager_UsbControllerKhci1 KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

kSerialManager_UsbControllerEhci0 EHCI 0U.

kSerialManager_UsbControllerEhci1 EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

kSerialManager_UsbControllerLpcIp3511Fs0 LPC USB IP3511 FS controller 0.

kSerialManager_UsbControllerLpcIp3511Fs1 LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager_UsbControllerLpcIp3511Hs0 LPC USB IP3511 HS controller 0.

kSerialManager_UsbControllerLpcIp3511Hs1 LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

kSerialManager_UsbControllerOhci0 OHCI 0U.

kSerialManager_UsbControllerOhci1 OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

kSerialManager_UsbControllerIp3516Hs0 IP3516HS 0U.

kSerialManager_UsbControllerIp3516Hs1 IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

46.7.4 USB Device Configuration

46.8 Serial Port SWO

46.8.1 Overview

Data Structures

- struct [_serial_port_swo_config](#)
serial port swo config struct [More...](#)

Macros

- #define [SERIAL_PORT_SWO_HANDLE_SIZE](#) (12U)
serial port swo handle size

Typedefs

- typedef enum
[_serial_port_swo_protocol](#) [serial_port_swo_protocol_t](#)
serial port swo protocol
- typedef struct
[_serial_port_swo_config](#) [serial_port_swo_config_t](#)
serial port swo config struct

Enumerations

- enum [_serial_port_swo_protocol](#) {
[kSerialManager_SwoProtocolManchester](#) = 1U,
[kSerialManager_SwoProtocolNrz](#) = 2U }
serial port swo protocol

46.8.2 Data Structure Documentation

46.8.2.1 struct [_serial_port_swo_config](#)

Data Fields

- uint32_t [clockRate](#)
clock rate
- uint32_t [baudRate](#)
baud rate
- uint32_t [port](#)
Port used to transfer data.
- [serial_port_swo_protocol_t](#) [protocol](#)
SWO protocol.

46.8.3 Enumeration Type Documentation

46.8.3.1 enum _serial_port_swo_protocol

Enumerator

kSerialManager_SwoProtocolManchester SWO Manchester protocol.

kSerialManager_SwoProtocolNrz SWO UART/NRZ protocol.



Chapter 47

Flash_Adapter

47.1 Overview

Modules

- [Nand Flash Component](#)
- [Nor Flash Component](#)

47.2 Nand Flash Component

47.2.1 Overview

Modules

- [Flexspi Nand Flash](#)
- [Semc Nand Flash](#)

47.2.2 Flexspi Nand Flash

47.2.3 Semic Nand Flash

47.3 Nor Flash Component

47.3.1 Overview

Modules

- [Old Nor Flash](#)
- [Spifi Nor Flash](#)

Data Structures

- [struct _nor_config](#)
NOR Flash Config block structure. [More...](#)
- [struct _nor_handle](#)
NOR Flash handle info. [More...](#)

Typedefs

- [typedef struct _nor_config nor_config_t](#)
NOR Flash Config block structure.
- [typedef struct _nor_handle nor_handle_t](#)
NOR Flash handle info.

NOR FLASH Driver

- [status_t Nor_Flash_Init](#) ([nor_config_t](#) *config, [nor_handle_t](#) *handle)
Initialize NOR FLASH devices.
- [status_t Nor_Flash_Read](#) ([nor_handle_t](#) *handle, [uint32_t](#) address, [uint8_t](#) *buffer, [uint32_t](#) length)
Read page data from NOR Flash.
- [status_t Nor_Flash_Page_Program](#) ([nor_handle_t](#) *handle, [uint32_t](#) address, [uint8_t](#) *buffer)
Program page data to NOR Flash.
- [status_t Nor_Flash_Program](#) ([nor_handle_t](#) *handle, [uint32_t](#) address, [uint8_t](#) *buffer, [uint32_t](#) length)
Program data to NOR Flash.
- [status_t Nor_Flash_Erase_Sector](#) ([nor_handle_t](#) *handle, [uint32_t](#) address)
Erase sector.
- [status_t Nor_Flash_Erase_Block](#) ([nor_handle_t](#) *handle, [uint32_t](#) address)
Erase block.
- [status_t Nor_Flash_Erase](#) ([nor_handle_t](#) *handle, [uint32_t](#) address, [uint32_t](#) size_Byte)
Erase flash with any size.
- [status_t Nor_Flash_Erase_Chip](#) ([nor_handle_t](#) *handle)
Erase Chip NOR Flash.
- [status_t Nor_Flash_Is_Busy](#) ([nor_handle_t](#) *handle, [bool](#) *isBusy)
Get the busy status of the NOR Flash.
- [status_t Nor_Flash_DeInit](#) ([nor_handle_t](#) *handle)
Deinitialize NOR FLASH devices.

47.3.2 Data Structure Documentation

47.3.2.1 struct _nor_config

Data Fields

- void * [memControlConfig](#)
memory controller configuration, should be assigned to specific controller configuration structure pointer.

Field Documentation

(1) void* _nor_config::memControlConfig

47.3.2.2 struct _nor_handle

Data Fields

- uint32_t [bytesInPageSize](#)
Driver Base address.
- uint32_t [bytesInSectorSize](#)
Minimum Sector size in byte supported by Serial NOR.
- uint32_t [bytesInMemorySize](#)
Memory size in byte of Serial NOR.
- void * [deviceSpecific](#)
Device specific control parameter.

Field Documentation

(1) uint32_t _nor_handle::bytesInPageSize

Page size in byte of Serial NOR

47.3.3 Function Documentation

47.3.3.1 status_t Nor_Flash_Init (nor_config_t * config, nor_handle_t * handle)

This function initialize NOR Flash controller and NOR Flash.

Parameters

<i>config</i>	NOR flash configuration. The "memControlConfig" and "driverBaseAddr" are controller specific structure. please set those two parameter with your Nand controller configuration structure type pointer. such as for SEMC:
---------------	--

```
spifi_mem_nor_config_t spifiNorconfig = { ..... } nor_config_t config = { .memControlConfig = (void *)&spifiNorconfig; .driverBaseAddr = (void *)SPIFI0; }
```

Parameters

<i>handle</i>	The NOR Flash handler.
---------------	------------------------

Return values

<i>execution</i>	status
------------------	--------

47.3.3.2 **status_t Nor_Flash_Read (nor_handle_t * *handle*, uint32_t *address*, uint8_t * *buffer*, uint32_t *length*)**

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	NOR flash start address to read data from.
<i>buffer</i>	NOR flash buffer to read data to.
<i>length</i>	NOR flash read length.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.3 **status_t Nor_Flash_Page_Program (nor_handle_t * *handle*, uint32_t *address*, uint8_t * *buffer*)**

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	The address to be programmed.
<i>buffer</i>	The buffer to be programmed to the page.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.4 **status_t Nor_Flash_Program (nor_handle_t * *handle*, uint32_t *address*, uint8_t * *buffer*, uint32_t *length*)**

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	The address to be programmed.
<i>buffer</i>	The buffer to be programmed to the page.
<i>length</i>	The data length to be programmed to the page.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.5 status_t Nor_Flash_Erase_Sector (nor_handle_t * handle, uint32_t address)

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	The start address to be erased.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.6 status_t Nor_Flash_Erase_Block (nor_handle_t * handle, uint32_t address)

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	The start address to be erased.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.7 status_t Nor_Flash_Erase (nor_handle_t * handle, uint32_t address, uint32_t size_Byte)

Parameters

<i>handle</i>	The NOR Flash handler.
<i>address</i>	The start address to be erased.
<i>size_Byte</i>	Erase flash size.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.8 status_t Nor_Flash_Erase_Chip (nor_handle_t * handle)

Parameters

<i>handle</i>	The NOR Flash handler.
---------------	------------------------

Return values

<i>execution</i>	status
------------------	--------

47.3.3.9 status_t Nor_Flash_Is_Busy (nor_handle_t * handle, bool * isBusy)

Parameters

<i>handle</i>	The NOR Flash handler.
<i>isBusy</i>	Pointer of the variable which has the busy status of the NOR flash.

Return values

<i>execution</i>	status
------------------	--------

47.3.3.10 status_t Nor_Flash_Delnit (nor_handle_t * handle)

Parameters

<i>handle</i>	The NOR Flash handler.
---------------	------------------------

Return values

<i>execution</i>	status
------------------	--------

47.3.4 Spifi Nor Flash

47.3.5 Old Nor Flash

Chapter 48

OSA_Adapter: Operatin System Abstraction Adapter

48.1 Overview

Modules

- [OSA BM](#)
- [OSA FreeRTOS](#)

Data Structures

- struct [osa_task_def_tag](#)
Thread Definition structure contains startup information of a thread. [More...](#)
- struct [osa_thread_link_tag](#)
Thread Link Definition structure . [More...](#)
- struct [osa_time_def_tag](#)
Definition structure contains timer parameters. [More...](#)

Macros

- #define [OSA_PRIORITY_IDLE](#) (6U)
Priority setting for OSA.
- #define [osaWaitNone_c](#) ((uint32_t)(0))
Constant to pass as timeout value in order to wait indefinitely.
- #define [OSA_SEMAPHORE_HANDLE_DEFINE](#)(name) uint32_t name[([OSA_SEM_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the semaphore handle.
- #define [OSA_MUTEX_HANDLE_DEFINE](#)(name) uint32_t name[([OSA_MUTEX_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the mutex handle.
- #define [OSA_EVENT_HANDLE_DEFINE](#)(name) uint32_t name[([OSA_EVENT_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the event handle.
- #define [OSA_MSGQ_HANDLE_DEFINE](#)(name, numberOfMsgs, msgSize) uint32_t name[([OSA_MSGQ_HANDLE_SIZE](#) + numberOfMsgs * msgSize) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the message queue handle.
- #define [OSA_TIMER_HANDLE_DEFINE](#)(name) uint32_t name[([OSA_TIMER_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the timer handle.
- #define [OSA_TASK_HANDLE_DEFINE](#)(name) uint32_t name[([OSA_TASK_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the TASK handle.

Typedefs

- typedef uint16_t [osa_task_priority_t](#)
Type for the Task Priority.
- typedef void * [osa_task_handle_t](#)
Type for a task handler.
- typedef void * [osa_task_param_t](#)
Type for the parameter to be passed to the task at its creation.
- typedef void(* [osa_task_ptr_t](#))([osa_task_param_t](#) task_param)
Type for task pointer.
- typedef void * [osa_semaphore_handle_t](#)
Type for the semaphore handler.
- typedef void * [osa_mutex_handle_t](#)
Type for the mutex handler.
- typedef void * [osa_event_handle_t](#)
Type for the event handler.
- typedef uint32_t [osa_event_flags_t](#)
Type for an event flags group, bit 32 is reserved.
- typedef void * [osa_msg_handle_t](#)
Message definition.
- typedef void * [osa_msgq_handle_t](#)
Type for the message queue handler.
- typedef void * [osa_timer_handle_t](#)
Type for the Timer handler.
- typedef void(* [osa_timer_fct_ptr_t](#))(void const *argument)
Type for the Timer callback function pointer.
- typedef struct [osa_task_def_tag](#) [osa_task_def_t](#)
Thread Definition structure contains startup information of a thread.
- typedef struct [osa_thread_link_tag](#) [osa_thread_link_t](#)
Thread Link Definition structure .
- typedef struct [osa_time_def_tag](#) [osa_time_def_t](#)
Definition structure contains timer parameters.
- typedef enum [_osa_timer](#) [osa_timer_t](#)
Type for the timer definition.
- typedef enum [_osa_status](#) [osa_status_t](#)
Defines the return status of OSA's functions.

Enumerations

- enum [_osa_timer](#) {
 [KOSA_TimerOnce](#) = 0,
 [KOSA_TimerPeriodic](#) = 1 }
Type for the timer definition.
- enum [_osa_status](#) {
 [KOSA_StatusSuccess](#) = kStatus_Success,
 [KOSA_StatusError](#) = MAKE_STATUS(kStatusGroup_OSA, 1),
 [KOSA_StatusTimeout](#) = MAKE_STATUS(kStatusGroup_OSA, 2),
 [KOSA_StatusIdle](#) = MAKE_STATUS(kStatusGroup_OSA, 3) }
Defines the return status of OSA's functions.

Functions

- void * [OSA_MemoryAllocate](#) (uint32_t memLength)
Reserves the requested amount of memory in bytes.
- void [OSA_MemoryFree](#) (void *p)
Frees the memory previously reserved.
- void [OSA_EnterCritical](#) (uint32_t *sr)
Enter critical with nesting mode.
- void [OSA_ExitCritical](#) (uint32_t sr)
Exit critical with nesting mode.

Task management

- [osa_status_t OSA_SemaphorePrecreate](#) ([osa_semaphore_handle_t](#) semaphoreHandle, [osa_task_ptr_t](#) taskHandler)
Initialize OSA.
- [osa_status_t OSA_SemaphoreCreate](#) ([osa_semaphore_handle_t](#) semaphoreHandle, uint32_t initialValue)
Creates a semaphore with a given value.
- [osa_status_t OSA_SemaphoreCreateBinary](#) ([osa_semaphore_handle_t](#) semaphoreHandle)
Creates a binary semaphore.
- [osa_status_t OSA_SemaphoreDestroy](#) ([osa_semaphore_handle_t](#) semaphoreHandle)
Destroys a previously created semaphore.
- [osa_status_t OSA_SemaphoreWait](#) ([osa_semaphore_handle_t](#) semaphoreHandle, uint32_t millisec)
Pending a semaphore with timeout.
- [osa_status_t OSA_SemaphorePost](#) ([osa_semaphore_handle_t](#) semaphoreHandle)
Signals for someone waiting on the semaphore to wake up.
- [osa_status_t OSA_MutexCreate](#) ([osa_mutex_handle_t](#) mutexHandle)
Create an unlocked mutex.
- [osa_status_t OSA_MutexLock](#) ([osa_mutex_handle_t](#) mutexHandle, uint32_t millisec)
Waits for a mutex and locks it.
- [osa_status_t OSA_MutexUnlock](#) ([osa_mutex_handle_t](#) mutexHandle)
Unlocks a previously locked mutex.
- [osa_status_t OSA_MutexDestroy](#) ([osa_mutex_handle_t](#) mutexHandle)
Destroys a previously created mutex.
- [osa_status_t OSA_EventPrecreate](#) ([osa_event_handle_t](#) eventHandle, [osa_task_ptr_t](#) taskHandler)
Pre-initializes an event object.
- [osa_status_t OSA_EventCreate](#) ([osa_event_handle_t](#) eventHandle, uint8_t autoClear)
Initializes an event object with all flags cleared.
- [osa_status_t OSA_EventSet](#) ([osa_event_handle_t](#) eventHandle, [osa_event_flags_t](#) flagsToSet)
Sets one or more event flags.
- [osa_status_t OSA_EventClear](#) ([osa_event_handle_t](#) eventHandle, [osa_event_flags_t](#) flagsToClear)
Clears one or more flags.
- [osa_status_t OSA_EventGet](#) ([osa_event_handle_t](#) eventHandle, [osa_event_flags_t](#) flagsMask, [osa_event_flags_t](#) *pFlagsOfEvent)
Get event's flags.
- [osa_status_t OSA_EventWait](#) ([osa_event_handle_t](#) eventHandle, [osa_event_flags_t](#) flagsToWait, uint8_t waitAll, uint32_t millisec, [osa_event_flags_t](#) *pSetFlags)
Waits for specified event flags to be set.
- [osa_status_t OSA_EventDestroy](#) ([osa_event_handle_t](#) eventHandle)
Destroys a previously created event object.

- [osa_status_t OSA_MsgQCreate](#) ([osa_msgq_handle_t](#) msgqHandle, [uint32_t](#) msgNo, [uint32_t](#) msg-Size)
Initializes a message queue.
- [osa_status_t OSA_MsgQPut](#) ([osa_msgq_handle_t](#) msgqHandle, [osa_msg_handle_t](#) pMessage)
Puts a message at the end of the queue.
- [osa_status_t OSA_MsgQGet](#) ([osa_msgq_handle_t](#) msgqHandle, [osa_msg_handle_t](#) pMessage, [uint32_t](#) millisec)
Reads and remove a message at the head of the queue.
- [int OSA_MsgQAvailableMsgs](#) ([osa_msgq_handle_t](#) msgqHandle)
Get the available message.
- [osa_status_t OSA_MsgQDestroy](#) ([osa_msgq_handle_t](#) msgqHandle)
Destroys a previously created queue.
- [void OSA_InterruptEnable](#) ([void](#))
Enable all interrupts.
- [void OSA_InterruptDisable](#) ([void](#))
Disable all interrupts.
- [void OSA_EnableIRQGlobal](#) ([void](#))
Enable all interrupts using PRIMASK.
- [void OSA_DisableIRQGlobal](#) ([void](#))
Disable all interrupts using PRIMASK.
- [void OSA_DisableScheduler](#) ([void](#))
Disable the scheduling of any task.
- [void OSA_EnableScheduler](#) ([void](#))
Enable the scheduling of any task.
- [void OSA_TimeDelay](#) ([uint32_t](#) millisec)
Delays execution for a number of milliseconds.
- [uint32_t OSA_TimeGetMsec](#) ([void](#))
This function gets current time in milliseconds.
- [void OSA_InstallIntHandler](#) ([uint32_t](#) IRQNumber, [void\(*handler\)\(void\)](#))
Installs the interrupt handler.

48.2 Data Structure Documentation

48.2.1 struct osa_task_def_tag

Data Fields

- [osa_task_ptr_t pthread](#)
start address of thread function
- [uint32_t tpriority](#)
initial thread priority
- [uint32_t instances](#)
maximum number of instances of that thread function
- [uint32_t stacksize](#)
stack size requirements in bytes; 0 is default stack size
- [uint32_t * tstack](#)
stack pointer, which can be used on freertos static allocation
- [void * tlink](#)
link pointer
- [uint8_t * tname](#)

- *name pointer*
 • uint8_t useFloat
is use float

48.2.2 struct osa_thread_link_tag

Data Fields

- uint8_t link [12]
link
- osa_task_handle_t osThreadId
thread id
- osa_task_def_t * osThreadDefHandle
pointer of thread define handle
- uint32_t * osThreadStackHandle
pointer of thread stack handle

48.2.3 struct osa_time_def_tag

48.3 Macro Definition Documentation

48.3.1 #define OSA_PRIORITY_IDLE (6U)

48.3.2 #define osaWaitNone_c ((uint32_t)(0))

48.3.3 #define OSA_SEMAPHORE_HANDLE_DEFINE(*name*) uint32_t name[(OSA_SEM_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]

This macro is used to define a 4 byte aligned semaphore handle. Then use "(osa_semaphore_handle_ - t)name" to get the semaphore handle.

The macro should be global and could be optional. You could also define semaphore handle by yourself.

This is an example,

```
* OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle);
*
```

Parameters

<i>name</i>	The name string of the semaphore handle.
-------------	--

**48.3.4 #define OSA_MUTEX_HANDLE_DEFINE(*name*) uint32_t
name[(OSA_MUTEX_HANDLE_SIZE + sizeof(uint32_t) - 1U) /
sizeof(uint32_t)]**

This macro is used to define a 4 byte aligned mutex handle. Then use "(osa_mutex_handle_t)name" to get the mutex handle.

The macro should be global and could be optional. You could also define mutex handle by yourself.

This is an example,

```
* OSA_MUTEX_HANDLE_DEFINE(mutexHandle);
*
```

Parameters

<i>name</i>	The name string of the mutex handle.
-------------	--------------------------------------

**48.3.5 #define OSA_EVENT_HANDLE_DEFINE(*name*) uint32_t
name[(OSA_EVENT_HANDLE_SIZE + sizeof(uint32_t) - 1U) /
sizeof(uint32_t)]**

This macro is used to define a 4 byte aligned event handle. Then use "(osa_event_handle_t)name" to get the event handle.

The macro should be global and could be optional. You could also define event handle by yourself.

This is an example,

```
* OSA_EVENT_HANDLE_DEFINE(eventHandle);
*
```

Parameters

<i>name</i>	The name string of the event handle.
-------------	--------------------------------------

48.3.6 #define OSA_MSGQ_HANDLE_DEFINE(*name*, *numberOfMsgs*, *msgSize*) uint32_t name[$((\text{OSA_MSGQ_HANDLE_SIZE} + \text{numberOfMsgs} * \text{msgSize}) + \text{sizeof}(\text{uint32_t}) - 1\text{U}) / \text{sizeof}(\text{uint32_t})$]

This macro is used to define a 4 byte aligned message queue handle. Then use "(osa_msgq_handle_t)name" to get the message queue handle.

The macro should be global and could be optional. You could also define message queue handle by yourself.

This is an example,

```
* OSA_MSGQ_HANDLE_DEFINE(msgqHandle, 3, sizeof(msgStruct));
*
```

Parameters

<i>name</i>	The name string of the message queue handle.
<i>numberOfMsgs</i>	Number of messages.
<i>msgSize</i>	Message size.

48.3.7 #define OSA_TIMER_HANDLE_DEFINE(*name*) uint32_t name[$(\text{OSA_TIMER_HANDLE_SIZE} + \text{sizeof}(\text{uint32_t}) - 1\text{U}) / \text{sizeof}(\text{uint32_t})$]

This macro is used to define a 4 byte aligned timer handle. Then use "(osa_timer_handle_t)name" to get the timer handle.

The macro should be global and could be optional. You could also define timer handle by yourself.

This is an example,

```
* OSA_TIMER_HANDLE_DEFINE(timerHandle);
*
```

Parameters

<i>name</i>	The name string of the timer handle.
-------------	--------------------------------------

48.3.8 #define OSA_TASK_HANDLE_DEFINE(*name*) uint32_t name[$(\text{OSA_TASK_HANDLE_SIZE} + \text{sizeof}(\text{uint32_t}) - 1\text{U}) / \text{sizeof}(\text{uint32_t})$]

This macro is used to define a 4 byte aligned TASK handle. Then use "(osa_task_handle_t)name" to get the TASK handle.

The macro should be global and could be optional. You could also define TASK handle by yourself.

This is an example,

```
*  OSA_TASK_HANDLE_DEFINE(taskHandle);
*
```

Parameters

<i>name</i>	The name string of the TASK handle.
-------------	-------------------------------------

48.4 Typedef Documentation

48.4.1 typedef void(* osa_task_ptr_t)(osa_task_param_t task_param)

Task prototype declaration

48.4.2 typedef uint32_t osa_event_flags_t

48.4.3 typedef void* osa_msg_handle_t

48.4.4 typedef void(* osa_timer_fct_ptr_t)(void const *argument)

48.4.5 typedef struct osa_task_def_tag osa_task_def_t

48.4.6 typedef struct osa_thread_link_tag osa_thread_link_t

48.4.7 typedef struct osa_time_def_tag osa_time_def_t

48.5 Enumeration Type Documentation

48.5.1 enum _osa_timer

Enumerator

KOSA_TimerOnce one-shot timer
KOSA_TimerPeriodic repeating timer

48.5.2 enum _osa_status

Enumerator

KOSA_StatusSuccess Success.

KOSA_StatusError Failed.

KOSA_StatusTimeout Timeout occurs while waiting.

KOSA_StatusIdle Used for bare metal only, the wait object is not ready and timeout still not occur.

48.6 Function Documentation

48.6.1 void* OSA_MemoryAllocate (uint32_t memLength)

The function is used to reserve the requested amount of memory in bytes and initializes it to 0.

Parameters

<i>memLength</i>	Amount of bytes to reserve.
------------------	-----------------------------

Returns

Pointer to the reserved memory. NULL if memory can't be allocated.

48.6.2 void OSA_MemoryFree (void * p)

The function is used to free the memory block previously reserved.

Parameters

<i>p</i>	Pointer to the start of the memory block previously reserved.
----------	---

48.6.3 void OSA_EnterCritical (uint32_t * sr)

Parameters

<i>sr</i>	Store current status and return to caller.
-----------	--

48.6.4 void OSA_ExitCritical (uint32_t sr)

Parameters

<i>sr</i>	Previous status to restore.
-----------	-----------------------------

48.6.5 `osa_status_t OSA_SemaphorePrecreate (osa_semaphore_handle_t semaphoreHandle, osa_task_ptr_t taskHandler)`

This function is used to setup the basic services.

Example below shows how to use this API to create the task handle.

```
* OSA_Init();
*
```

Start OSA schedule.

This function is used to start OSA scheduler.

Example below shows how to use this API to start osa schedule.

```
* OSA_Start();
*
```

Pre-creates a semaphore.

This function pre-creates a semaphore with the task handler.

Example below shows how to use this API to create the semaphore handle.

```
* OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle);
* OSA_SemaphoreCreate((osa_semaphore_handle_t) semaphoreHandle, (
  osa_task_ptr_t) taskHandler);
*
```

Parameters

<i>semaphore-Handle</i>	Pointer to a memory space of size <code>OSA_SEM_HANDLE_SIZE</code> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <code>OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle)</code> ; or <code>uint32_t semaphoreHandle[((OSA_SEM_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>taskHandler</i>	The task handler this semaphore is used by.

Return values

<i>KOSA_StatusSuccess</i>	the new semaphore if the semaphore is created successfully.
---------------------------	---

48.6.6 `osa_status_t OSA_SemaphoreCreate (osa_semaphore_handle_t semaphoreHandle, uint32_t initValue)`

This function creates a semaphore and sets the value to the parameter `initValue`.

Example below shows how to use this API to create the semaphore handle.

```
* OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle);
* OSA_SemaphoreCreate((osa_semaphore_handle_t) semaphoreHandle, 0
*   xff);
*
```

Parameters

<i>semaphore-Handle</i>	Pointer to a memory space of size <code>OSA_SEM_HANDLE_SIZE</code> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: <code>OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle)</code> ; or <code>uint32_t semaphoreHandle[((OSA_SEM_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]</code> ;
<i>initValue</i>	Initial value the semaphore will be set to.

Return values

<i>KOSA_StatusSuccess</i>	the new semaphore if the semaphore is created successfully.
<i>KOSA_StatusError</i>	if the semaphore can not be created.

48.6.7 `osa_status_t OSA_SemaphoreCreateBinary (osa_semaphore_handle_t semaphoreHandle)`

This function creates a binary semaphore

Example below shows how to use this API to create the semaphore handle.

```
* OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle);
* OSA_SemaphoreCreateBinary((osa_semaphore_handle_t)
*   semaphoreHandle);
*
```

Parameters

<i>semaphore-Handle</i>	Pointer to a memory space of size OSA_SEM_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: OSA_SEMAPHORE_HANDLE_DEFINE(semaphoreHandle) ; or uint32_t semaphoreHandle[(((OSA_SEM_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];
-------------------------	--

Return values

<i>KOSA_StatusSuccess</i>	the new binary semaphore if the binary semaphore is created successfully.
<i>KOSA_StatusError</i>	if the binary semaphore can not be created.

48.6.8 osa_status_t OSA_SemaphoreDestroy (osa_semaphore_handle_t semaphoreHandle)

Parameters

<i>semaphore-Handle</i>	The semaphore handle. The macro SEMAPHORE_HANDLE_BUFFER_GET is used to get the semaphore buffer pointer, and should not be used before the macro SEMAPHORE_HANDLE_BUFFER_DEFINE is used.
-------------------------	--

Return values

<i>KOSA_StatusSuccess</i>	The semaphore is successfully destroyed.
<i>KOSA_StatusError</i>	The semaphore can not be destroyed.

48.6.9 osa_status_t OSA_SemaphoreWait (osa_semaphore_handle_t semaphoreHandle, uint32_t millisec)

This function checks the semaphore's counting value. If it is positive, decreases it and returns KOSA_StatusSuccess. Otherwise, a timeout is used to wait.

Parameters

<i>semaphore-Handle</i>	The semaphore handle.
<i>millisec</i>	The maximum number of milliseconds to wait if semaphore is not positive. Pass <code>osaWaitForever_c</code> to wait indefinitely, pass 0 will return KOSA_StatusTimeout immediately.

Return values

<i>KOSA_StatusSuccess</i>	The semaphore is received.
<i>KOSA_StatusTimeout</i>	The semaphore is not received within the specified 'timeout'.
<i>KOSA_StatusError</i>	An incorrect parameter was passed.

48.6.10 `osa_status_t OSA_SemaphorePost (osa_semaphore_handle_t semaphoreHandle)`

Wakes up one task that is waiting on the semaphore. If no task is waiting, increases the semaphore's counting value.

Parameters

<i>semaphore-Handle</i>	The semaphore handle to signal.
-------------------------	---------------------------------

Return values

<i>KOSA_StatusSuccess</i>	The semaphore is successfully signaled.
<i>KOSA_StatusError</i>	The object can not be signaled or invalid parameter.

48.6.11 `osa_status_t OSA_MutexCreate (osa_mutex_handle_t mutexHandle)`

This function creates a non-recursive mutex and sets it to unlocked status.

Example below shows how to use this API to create the mutex handle.

```
* OSA_MUTEX_HANDLE_DEFINE(mutexHandle);
* OSA_MutexCreate((osa_mutex_handle_t)mutexHandle);
*
```

Parameters

<i>mutexHandle</i>	Pointer to a memory space of size <code>OSA_MUTEX_HANDLE_SIZE</code> allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: OSA_MUTEX_HANDLE_DEFINE(mutexHandle) ; or <code>uint32_t mutexHandle[((OSA_MUTEX_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
--------------------	---

Return values

<i>KOSA_StatusSuccess</i>	the new mutex if the mutex is created successfully.
<i>KOSA_StatusError</i>	if the mutex can not be created.

48.6.12 `osa_status_t OSA_MutexLock (osa_mutex_handle_t mutexHandle, uint32_t millisec)`

This function checks the mutex's status. If it is unlocked, locks it and returns the `KOSA_StatusSuccess`. Otherwise, waits for a timeout in milliseconds to lock.

Parameters

<i>mutexHandle</i>	The mutex handle.
<i>millisec</i>	The maximum number of milliseconds to wait for the mutex. If the mutex is locked, Pass the value <code>osaWaitForever_c</code> will wait indefinitely, pass 0 will return <code>KOSA_StatusTimeout</code> immediately.

Return values

<i>KOSA_StatusSuccess</i>	The mutex is locked successfully.
<i>KOSA_StatusTimeout</i>	Timeout occurred.
<i>KOSA_StatusError</i>	Incorrect parameter was passed.

Note

This is non-recursive mutex, a task can not try to lock the mutex it has locked.

48.6.13 `osa_status_t OSA_MutexUnlock (osa_mutex_handle_t mutexHandle)`

Parameters

<i>mutexHandle</i>	The mutex handle.
--------------------	-------------------

Return values

<i>KOSA_StatusSuccess</i>	The mutex is successfully unlocked.
<i>KOSA_StatusError</i>	The mutex can not be unlocked or invalid parameter.

48.6.14 `osa_status_t OSA_MutexDestroy (osa_mutex_handle_t mutexHandle)`

Parameters

<i>mutexHandle</i>	The mutex handle.
--------------------	-------------------

Return values

<i>KOSA_StatusSuccess</i>	The mutex is successfully destroyed.
<i>KOSA_StatusError</i>	The mutex can not be destroyed.

48.6.15 `osa_status_t OSA_EventPrecreate (osa_event_handle_t eventHandle, osa_task_ptr_t taskHandler)`

This function pre-creates an event object and indicates which task this event is used by.

Example below shows how to use this API to create the event handle.

```
* OSA_EVENT_HANDLE_DEFINE(eventHandle);
* OSA_EventPrecreate((osa_event_handle_t)eventHandle, (
  osa_task_ptr_t)taskHandler);
*
```

Parameters

<i>eventHandle</i>	Pointer to a memory space of size OSA_EVENT_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: OSA_EVENT_HANDLE_DEFINE(eventHandle) ; or <code>uint32 eventHandle[((OSA_EVENT_HANDLE_SIZE + sizeof(uint32) - 1U) / sizeof(uint32))];</code>
<i>taskHandler</i>	The task handler this event is used by.

Return values

<i>KOSA_StatusSuccess</i>	the new event if the event is pre-created successfully.
---------------------------	---

48.6.16 `osa_status_t OSA_EventCreate (osa_event_handle_t eventHandle, uint8_t autoClear)`

This function creates an event object and set its clear mode. If autoClear is 1, when a task gets the event flags, these flags will be cleared automatically. Otherwise these flags must be cleared manually.

Example below shows how to use this API to create the event handle.

```
* OSA_EVENT_HANDLE_DEFINE(eventHandle);
* OSA_EventCreate((osa_event_handle_t)eventHandle, 0);
*
```

Parameters

<i>eventHandle</i>	Pointer to a memory space of size OSA_EVENT_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: OSA_EVENT_HANDLE_DEFINE(eventHandle) ; or <code>uint32_t eventHandle[((OSA_EVENT_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>autoClear</i>	1 The event is auto-clear. 0 The event manual-clear

Return values

<i>KOSA_StatusSuccess</i>	the new event if the event is created successfully.
<i>KOSA_StatusError</i>	if the event can not be created.

48.6.17 `osa_status_t OSA_EventSet (osa_event_handle_t eventHandle, osa_event_flags_t flagsToSet)`

Sets specified flags of an event object.

Parameters

<i>eventHandle</i>	The event handle.
<i>flagsToSet</i>	Flags to be set.

Return values

<i>KOSA_StatusSuccess</i>	The flags were successfully set.
<i>KOSA_StatusError</i>	An incorrect parameter was passed.

48.6.18 `osa_status_t OSA_EventClear (osa_event_handle_t eventHandle, osa_event_flags_t flagsToClear)`

Clears specified flags of an event object.

Parameters

<i>eventHandle</i>	The event handle.
<i>flagsToClear</i>	Flags to be clear.

Return values

<i>KOSA_StatusSuccess</i>	The flags were successfully cleared.
<i>KOSA_StatusError</i>	An incorrect parameter was passed.

48.6.19 **osa_status_t OSA_EventGet (osa_event_handle_t eventHandle, osa_event_flags_t flagsMask, osa_event_flags_t * pFlagsOfEvent)**

Get specified flags of an event object.

Parameters

<i>eventHandle</i>	The event handle. The macro EVENT_HANDLE_BUFFER_GET is used to get the event buffer pointer, and should not be used before the macro EVENT_HANDLE_BUFFER_DEFINE is used.
<i>flagsMask</i>	The flags user want to get are specified by this parameter.
<i>pFlagsOfEvent</i>	The event flags are obtained by this parameter.

Return values

<i>KOSA_StatusSuccess</i>	The event flags were successfully got.
<i>KOSA_StatusError</i>	An incorrect parameter was passed.

48.6.20 **osa_status_t OSA_EventWait (osa_event_handle_t eventHandle, osa_event_flags_t flagsToWait, uint8_t waitAll, uint32_t millisec, osa_event_flags_t * pSetFlags)**

This function waits for a combination of flags to be set in an event object. Applications can wait for any/all bits to be set. Also this function could obtain the flags who wakeup the waiting task.

Parameters

<i>eventHandle</i>	The event handle.
<i>flagsToWait</i>	Flags that to wait.
<i>waitAll</i>	Wait all flags or any flag to be set.
<i>millisec</i>	The maximum number of milliseconds to wait for the event. If the wait condition is not met, pass <code>osaWaitForever_c</code> will wait indefinitely, pass 0 will return <code>KOSA_StatusTimeout</code> immediately.
<i>pSetFlags</i>	Flags that wakeup the waiting task are obtained by this parameter.

Return values

<i>KOSA_StatusSuccess</i>	The wait condition met and function returns successfully.
<i>KOSA_StatusTimeout</i>	Has not met wait condition within timeout.
<i>KOSA_StatusError</i>	An incorrect parameter was passed.

Note

Please pay attention to the flags bit width, FreeRTOS uses the most significant 8 bits as control bits, so do not wait these bits while using FreeRTOS.

48.6.21 `osa_status_t OSA_EventDestroy (osa_event_handle_t eventHandle)`

Parameters

<i>eventHandle</i>	The event handle.
--------------------	-------------------

Return values

<i>KOSA_StatusSuccess</i>	The event is successfully destroyed.
<i>KOSA_StatusError</i>	Event destruction failed.

48.6.22 `osa_status_t OSA_MsgQCreate (osa_msgq_handle_t msgqHandle, uint32_t msgNo, uint32_t msgSize)`

This function allocates memory for and initializes a message queue. Message queue elements are hardcoded as void*.

Example below shows how to use this API to create the message queue handle.

```
* OSA_MSGQ_HANDLE_DEFINE(msgqHandle);
* OSA_MsgQCreate((osa_msgq_handle_t)msgqHandle, 5U, sizeof(msg));
*
```

Parameters

<i>msgqHandle</i>	Pointer to a memory space of size $\#(\text{OSA_MSGQ_HANDLE_SIZE} + \text{msgNo} * \text{msgSize})$ on bare-matel, FreeRTOS static allocation allocated by the caller and $\#(\text{OSA_MSGQ_HANDLE_SIZE})$ on FreeRTOS dynamic allocation, message queue handle. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: OSA_MSGQ_HANDLE_DEFINE(msgqHandle) ; or For bm and freertos static: <code>uint32_t msgqHandle[((OSA_MSGQ_HANDLE_SIZE + msgNo*msgSize + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code> For freertos dynamic: <code>uint32_t msgqHandle[((OSA_MSGQ_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>msgNo</i>	:number of messages the message queue should accommodate.
<i>msgSize</i>	:size of a single message structure.

Return values

<i>KOSA_StatusSuccess</i>	Message queue successfully Create.
<i>KOSA_StatusError</i>	Message queue create failure.

48.6.23 `osa_status_t OSA_MsgQPut (osa_msgq_handle_t msgqHandle, osa_msg_handle_t pMessage)`

This function puts a message to the end of the message queue. If the queue is full, this function returns the *KOSA_StatusError*;

Parameters

<i>msgqHandle</i>	Message Queue handler.
<i>pMessage</i>	Pointer to the message to be put into the queue.

Return values

<i>KOSA_StatusSuccess</i>	Message successfully put into the queue.
<i>KOSA_StatusError</i>	The queue was full or an invalid parameter was passed.

48.6.24 `osa_status_t OSA_MsgQGet (osa_msgq_handle_t msgqHandle, osa_msg_handle_t pMessage, uint32_t millisec)`

This function gets a message from the head of the message queue. If the queue is empty, timeout is used to wait.

Parameters

<i>msgqHandle</i>	Message Queue handler.
<i>pMessage</i>	Pointer to a memory to save the message.
<i>millisec</i>	The number of milliseconds to wait for a message. If the queue is empty, pass <code>osaWaitForever_c</code> will wait indefinitely, pass 0 will return <code>KOSA_StatusTimeout</code> immediately.

Return values

<i>KOSA_StatusSuccess</i>	Message successfully obtained from the queue.
<i>KOSA_StatusTimeout</i>	The queue remains empty after timeout.
<i>KOSA_StatusError</i>	Invalid parameter.

48.6.25 int OSA_MsgQAvailableMsgs (osa_msgq_handle_t msgqHandle)

This function is used to get the available message.

Parameters

<i>msgqHandle</i>	Message Queue handler.
-------------------	------------------------

Returns

Available message count

48.6.26 osa_status_t OSA_MsgQDestroy (osa_msgq_handle_t msgqHandle)

Parameters

<i>msgqHandle</i>	Message Queue handler.
-------------------	------------------------

Return values

<i>KOSA_StatusSuccess</i>	The queue was successfully destroyed.
---------------------------	---------------------------------------

<i>KOSA_StatusError</i>	Message queue destruction failed.
-------------------------	-----------------------------------

48.6.27 void OSA_TimeDelay (uint32_t *millisec*)

Parameters

<i>millisec</i>	The time in milliseconds to wait.
-----------------	-----------------------------------

48.6.28 uint32_t OSA_TimeGetMsec (void)

Return values

<i>current</i>	time in milliseconds
----------------	----------------------

48.6.29 void OSA_InstallIntHandler (uint32_t *IRQNumber*, void(*)(void) *handler*)

Parameters

<i>IRQNumber</i>	IRQ number of the interrupt.
------------------	------------------------------

<i>handler</i>	The interrupt handler to install.
----------------	-----------------------------------

48.7 OSA BM

48.7.1 Overview

Macros

- #define `FSL_OSA_BM_TIMER_NONE` 0U
Bare Metal does not use timer.
- #define `FSL_OSA_BM_TIMER_SYSTICK` 1U
Bare Metal uses SYSTICK as timer.
- #define `FSL_OSA_BM_TIMER_CONFIG` `FSL_OSA_BM_TIMER_NONE`
Configure what timer is used in Bare Metal.
- #define `OSA_WAIT_FOREVER` 0xFFFFFFFFU
Constant to pass as timeout value in order to wait indefinitely.
- #define `TASK_MAX_NUM` 7
How many tasks can the bare metal support.
- #define `FSL_OSA_TIME_RANGE` 0xFFFFFFFFU
OSA's time range in millisecond, OSA time wraps if exceeds this value.
- #define `OSA_DEFAULT_INT_HANDLER` ((osa_int_handler_t)(&DefaultISR))
The default interrupt handler installed in vector table.

Typedefs

- typedef void * `task_param_t`
Type for task parameter.
- typedef uint32_t `event_flags_t`
Type for an event flags group, bit 32 is reserved.

Functions

- void `DefaultISR` (void)
The default interrupt handler installed in vector table.
- void `OSA_ProcessTasks` (void)
Process OSA tasks.
- uint8_t `OSA_TaskShouldYield` (void)
Check OSA Task Should Yield.
- void `OSA_UpdateSysTickCounter` (uint32_t corr)
Correct OSA tick counter for when exiting sleep.

Thread management

- #define `PRIORITY_OSA_TO_RTOS`(osa_prio) (osa_prio)
To provide unified priority for upper layer, OSA layer makes conversation.
- #define `PRIORITY_RTOS_TO_OSA`(rtos_prio) (rtos_prio)

48.7.2 Macro Definition Documentation

48.7.2.1 **#define FSL_OSA_BM_TIMER_NONE 0U**

48.7.2.2 **#define FSL_OSA_BM_TIMER_SYSTICK 1U**

48.7.2.3 **#define FSL_OSA_BM_TIMER_CONFIG FSL_OSA_BM_TIMER_NONE**

48.7.2.4 **#define OSA_WAIT_FOREVER 0xFFFFFFFFU**

48.7.2.5 **#define TASK_MAX_NUM 7**

48.7.2.6 **#define FSL_OSA_TIME_RANGE 0xFFFFFFFFU**

48.7.2.7 **#define OSA_DEFAULT_INT_HANDLER ((osa_int_handler_t)&DefaultISR)**

48.7.3 Function Documentation

48.7.3.1 **void DefaultISR (void)**

48.7.3.2 **void OSA_ProcessTasks (void)**

This function is used to process registered tasks.

Example below shows how to use this API in baremetal.

```
*  while(1) {
*    OSA_ProcessTasks();
*  }
*
```

48.7.3.3 **uint8_t OSA_TaskShouldYield (void)**

This function is used to check task should yield, When this function returns 1, an OSA task has to run. This function is typically used with Interrupt disabled before executing WFI instruction.

48.7.3.4 **void OSA_UpdateSysTickCounter (uint32_t *corr*)**

This function allows the tick counter used by the OSA functions for time keeping to be corrected with the sleep duration (taken from a low power timer. This is available only in BM context and only if the systick is used as a time source for the OSA.

48.8 OSA FreeRTOS

48.8.1 Overview

Macros

- #define **OSA_WAIT_FOREVER** 0xFFFFFFFFU
Constant to pass as timeout value in order to wait indefinitely.
- #define **FSL_OSA_TIME_RANGE** 0xFFFFFFFFU
OSA's time range in millisecond, OSA time wraps if exceeds this value.
- #define **OSA_DEFAULT_INT_HANDLER** ((osa_int_handler_t)(&DefaultISR))
The default interrupt handler installed in vector table.

Typedefs

- typedef TaskHandle_t **task_handler_t**
Type for a task handler, returned by the OSA_TaskCreate function.
- typedef portSTACK_TYPE **task_stack_t**
Type for a task stack.
- typedef void * **task_param_t**
Type for task parameter.
- typedef EventBits_t **event_flags_t**
Type for an event flags object.

Thread management

- #define **PRIORITY_OSA_TO_RTOS**(osa_prio) (((UBaseType_t)configMAX_PRIORITIES - 1U) * (OSA_TASK_PRIORITY_MIN - osa_prio) / OSA_TASK_PRIORITY_MIN)
To provide unified task priority for upper layer, OSA layer makes conversion.
- #define **PRIORITY_RTOS_TO_OSA**(rtos_prio)

Message queues

- #define **MSG_QUEUE_DECLARE**(name, number, size) msg_queue_t *name = NULL
This macro statically reserves the memory required for the queue.

48.8.2 Macro Definition Documentation

48.8.2.1 #define OSA_WAIT_FOREVER 0xFFFFFFFFU

48.8.2.2 #define FSL_OSA_TIME_RANGE 0xFFFFFFFFU

48.8.2.3 #define OSA_DEFAULT_INT_HANDLER ((osa_int_handler_t)(&DefaultISR))

48.8.2.4 #define MSG_QUEUE_DECLARE(*name*, *number*, *size*) msg_queue_t *name
= NULL

Parameters

<i>name</i>	Identifier for the memory region.
<i>number</i>	Number of elements in the queue.
<i>size</i>	Size of every elements in words.

48.8.3 Typedef Documentation

48.8.3.1 typedef TaskHandle_t task_handler_t

48.8.3.2 typedef portSTACK_TYPE task_stack_t

48.8.3.3 typedef EventBits_t event_flags_t

Chapter 49

Log

49.1 Overview

This chapter describes the programming interface of the log component. There are three steps should be followed to use the log component in specific module,

step 1, define the macro LOG_ENABLE, likes as,

```
#define LOG_ENABLE 1
```

Note

LOG_ENABLE could be re-defined as a MODULE enabled flag such as,

```
#define LOG_ENABLE module_LOG_ENABLED_FLAG
```

step 2, include the log component header file, likes as,

```
#include "fsl_component_log.h"
```

step 3, define the log module by using macro LOG_MODULE_DEFINE, likes as,

```
LOG_MODULE_DEFINE(<module name>, <module log level>);
```

Note

The code block should be placed at the end of the header file including of the source code.

For example, In source file 1,

```
#define LOG_ENABLE MODULE1_CONFIG_LOG_ENABLE  
#include "fsl_component_log.h"  
LOG_MODULE_DEFINE(module1, kLOG_LevelTrace);
```

In source file 2,

```
#define LOG_ENABLE MODULE2_CONFIG_LOG_ENABLE  
#include "fsl_component_log.h"  
LOG_MODULE_DEFINE(module2, kLOG_LevelDebug);
```

Modules

- [Log backend debug console](#)
- [Log backend ring buffer](#)
- [Log configuration](#)

Data Structures

- struct [log_module](#)
log module type [More...](#)
- struct [log_backend](#)
Backend of log. [More...](#)

Macros

- #define [LOG_FILE_NAME](#) LOG_FILE_NAME_SET(LOG_FILE_NAME_RECURSIVE, LOG_FILE_NAME_INTERCEPT, __FILE__, 3) : __FILE__
Source file name definition.
- #define [LOG_BACKEND_DEFINE](#)(name, puts) static [log_backend_t](#) name = {NULL, puts}
Defines the log backend.

Typedefs

- typedef enum [_log_status](#) [log_status_t](#)
log error code
- typedef enum [log_level](#) [log_level_t](#)
log level definition
- typedef struct [log_module](#) [log_module_t](#)
log module type
- typedef void(* [log_backend_puts_t](#))(uint8_t *buffer, size_t length)
Puts function type for log backend.
- typedef [log_status_t](#)(* [log_backend_get_dump_buffer_t](#))(uint8_t **buffer, size_t *length)
Gets dump buffer from log backend.
- typedef struct [log_backend](#) [log_backend_t](#)
Backend of log.
- typedef unsigned int(* [log_get_timestamp_callback_t](#))(void)
get time stamp function

Enumerations

- enum [_log_status](#) {
[kStatus_LOG_Success](#) = kStatus_Success,
[kStatus_LOG_Error](#) = MAKE_STATUS(kStatusGroup_LOG, 1),
[kStatus_LOG_Initialized](#) = MAKE_STATUS(kStatusGroup_LOG, 2),
[kStatus_LOG_Uninitialized](#) = MAKE_STATUS(kStatusGroup_LOG, 3),
[kStatus_LOG_LackResource](#) = MAKE_STATUS(kStatusGroup_LOG, 4),
[kStatus_LOG_BackendExist](#) = MAKE_STATUS(kStatusGroup_LOG, 5),
[kStatus_LOG_BackendNotFound](#) = MAKE_STATUS(kStatusGroup_LOG, 6) }
log error code

- enum `log_level` {
`kLOG_LevelNone` = 0,
`kLOG_LevelFatal`,
`kLOG_LevelError`,
`kLOG_LevelWarning`,
`kLOG_LevelInfo`,
`kLOG_LevelDebug`,
`kLOG_LevelTrace` }
log level definition

Functions

- `log_status_t LOG_Init` (void)
Initializes the log component with the user configuration structure.
- `log_status_t LOG_Deinit` (void)
De-initializes the log component.
- void `LOG_Printf` (`log_module_t` const *module, `log_level_t` level, unsigned int timeStamp, char const *format,...)
Prints the format log string.
- `log_status_t LOG_BackendRegister` (`log_backend_t` *backend)
Registers backend.
- `log_status_t LOG_BackendUnregister` (`log_backend_t` *backend)
Unregisters backend.
- `log_status_t LOG_SetTimestamp` (`log_get_timestamp_callback_t` getTimeStamp)
Sets the get timestamp function callback.
- unsigned int `LOG_GetTimestamp` (void)
Gets current timestamp.

49.2 Data Structure Documentation

49.2.1 struct log_module

Data Fields

- const char * `logModuleName`
Log module name.
- `log_level_t` level
Log level of the module.

49.2.2 struct log_backend

Data Fields

- struct `log_backend` * next
Next log backend pointer.
- `log_backend_puts_t` putStr
Put data function of log backend.

49.3 Macro Definition Documentation

49.3.1 #define LOG_FILE_NAME LOG_FILE_NAME_SET(LOG_FILE_NAME_RECURSIVE, LOG_FILE_NAME_INTERCEPT, __FILE__, 3) : __FILE__

There is a macro `__BASE_FILE__` could be used to get the current source file name in GCC. While the macro is unsupported by IAR in default, the `__BASE_FILE__` is same as `__FILE__` in IAR. To support the macro `__BASE_FILE__`, the extra option `-no_path_in_file_macros` should be added for IAR. But on Keil, only the source file name cannot be got through the macro `__BASE_FILE__`.

So, log component adds a macro `LOG_FILE_NAME` to get the current source file name during the compilation phase, when config `LOG_ENABLE_FILE_WITH_PATH` is disabled. There is a limitation, the length of file name should be not less than 2, and the supported MAX length of file name is 66 bytes. Otherwise the original string of `__FILE__` will be linked.

49.3.2 #define LOG_BACKEND_DEFINE(name, puts) static log_backend_t name = {NULL, puts}

This macro is used to define the log backend. The static global variable with parameter `name` is defined by the macro. And calling the function `log_backend_register` to register the backend with defined static global variable. For example, if there is a backend named `test`, the reference code is following,

```
*  static void puts(uint8_t *buffer, size_t length)
*  {
*      ...
*  }
*  LOG_BACKEND_DEFINE(test, puts);
*
```

Parameters

<i>name</i>	The name of the log backend.
<i>puts</i>	The log string output function with <code>log_backend_puts_t</code> type.

49.4 Typedef Documentation

49.4.1 typedef enum log_level log_level_t

The log level behavior is following,

If level is `kLOG_LevelTrace`, trace, debug, info, warning, error, and fatal of log level will be printed.

If level is `kLOG_LevelDebug`, debug, info, warning, error, and fatal of log level will be printed.

If level is `kLOG_LevelInfo`, info, warning, error, and fatal of log level will be printed.

If level is `kLOG_LevelWarning`, warning, error, and fatal of log level will be printed.

If level is `kLOG_LevelError`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelFatal`, only `fatal` of log level will be printed.

If level is `kLOG_LevelNone`, no log level will be printed.

49.4.2 typedef struct log_backend log_backend_t

49.5 Enumeration Type Documentation

49.5.1 enum _log_status

Enumerator

kStatus_LOG_Success Success.
kStatus_LOG_Error Failed.
kStatus_LOG_Initialized Initialized.
kStatus_LOG_Uninitialized Uninitialized.
kStatus_LOG_LackResource Lack resource.
kStatus_LOG_BackendExist Backend exists.
kStatus_LOG_BackendNotFound Backend not found.

49.5.2 enum log_level

The log level behavior is following,

If level is `kLOG_LevelTrace`, `trace`, `debug`, `info`, `warning`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelDebug`, `debug`, `info`, `warning`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelInfo`, `info`, `warning`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelWarning`, `warning`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelError`, `error`, and `fatal` of log level will be printed.

If level is `kLOG_LevelFatal`, only `fatal` of log level will be printed.

If level is `kLOG_LevelNone`, no log level will be printed.

Enumerator

kLOG_LevelNone LOG level none.
kLOG_LevelFatal LOG level fatal.
kLOG_LevelError LOG level error.
kLOG_LevelWarning LOG level warning.
kLOG_LevelInfo LOG level info.
kLOG_LevelDebug LOG level debug.
kLOG_LevelTrace LOG level trace.

49.6 Function Documentation

49.6.1 log_status_t LOG_Init (void)

This function configures the log component with user-defined settings. The user can configure the configuration structure. Example below shows how to use this API to configure the log component.

```
* LOG_Init ();
*
```

Return values

<i>kStatus_LOG_Success</i>	The Log component initialization succeed.
<i>kStatus_LOG_Initialized</i>	Log component has been initialized.
<i>kStatus_LOG_Lack-Resource</i>	Lack of resource.

49.6.2 log_status_t LOG_Deinit (void)

This function de-initializes the log component.

Return values

<i>kStatus_LOG_Success</i>	The log component de-initialization succeed.
----------------------------	--

49.6.3 void LOG_Printf (log_module_t const * *module*, log_level_t *level*, unsigned int *timeStamp*, char const * *format*, ...)

This function prints the format log string. The timestamp and color are added to prefix by function. The log string color feature is set by the macro LOG_ENABLE_COLOR. The log string time stamp feature is set by the macro LOG_ENABLE_TIMESTAMP.

Parameters

<i>module</i>	the log module.
<i>level</i>	log level.

<i>timeStamp</i>	current timestamp.
<i>format</i>	formatted log string.

49.6.4 log_status_t LOG_BackendRegister (log_backend_t * *backend*)

This function registers the backend. The parameter of the function is defined by macro LOG_BACKEND_DEFINE.

Example below shows how to use this API to register the backend. step 1, define the backend node by calling LOG_BACKEND_DEFINE.

```
*  static void puts(uint8_t *buffer, size_t length)
*  {
*      ...
*  }
*  LOG_BACKEND_DEFINE(test, puts);
*
```

step 2, call function LOG_BackendRegister to register the backend in same source file.

```
*  LOG_BackendRegister(&test);
*
```

Parameters

<i>backend</i>	The new backend.
----------------	------------------

Return values

<i>kStatus_LOG_Success</i>	The backend is registered.
<i>kStatus_LOG_Uninitialized</i>	The log component is not initialized.
<i>kStatus_LOG_BackendExist</i>	The backend has been registered.

49.6.5 log_status_t LOG_BackendUnregister (log_backend_t * *backend*)

This function unregisters the backend.

Parameters

<i>backend</i>	The backend.
----------------	--------------

Return values

<i>kStatus_LOG_Success</i>	The backend is unregistered.
<i>kStatus_LOG_-Uninitialized</i>	The log component is not initialized.
<i>kStatus_LOG_Backend-NotFound</i>	the backend is not found.

49.6.6 `log_status_t LOG_SetTimestamp (log_get_timestamp_callback_t getTimeStamp)`

This function sets the get timestamp function callback. The feature is controlled by the macro `LOG_ENABLE_TIMESTAMP`.

Parameters

<i>getTimeStamp</i>	get time stamp function callback.
---------------------	-----------------------------------

Return values

<i>kStatus_LOG_Success</i>	Succeed.
<i>kStatus_LOG_-Uninitialized</i>	The log component is not initialized.

49.6.7 `unsigned int LOG_GetTimestamp (void)`

This function gets current timestamp. The feature is controlled by the macro `LOG_ENABLE_TIMESTAMP`.

Returns

Current timestamp.

49.7 Log configuration

49.7.1 Overview

This chapter describes the configurations of the log component.

Macros

- #define `LOG_ENABLE` 0
Whether to enable the log feature in the specific module, 1 - enable, 0 - disable.
- #define `LOG_ENABLE_COLOR` 1
Whether enable log color global feature, 1 - enable, 0 - disable.
- #define `LOG_ENABLE_TIMESTAMP` 1
Whether enable timestamp global feature for log, 1 - enable, 0 - disable.
- #define `LOG_ENABLE_FILE_WITH_PATH` 0
Whether enable source file name with path information global feature, 1 - enable, 0 - disable.
- #define `LOG_MAX_MESSAGE_LENGTH` 128
Set the max message length, the default value is 128.
- #define `LOG_ENABLE_ASYNC_MODE` 0
Whether enable asynchronous log mode feature, 1 - enable, 0 - disable.

49.7.2 Macro Definition Documentation

49.7.2.1 #define LOG_ENABLE 0

The feature is used to configure the log feature for the specific module. There are three steps should be followed to use the log component in specific module,

step 1, define the macro `LOG_ENABLE`, likes as,

```
* #define LOG_ENABLE 1
*
```

Note

`LOG_ENABLE` could be re-defined as a `MODULE` enabled flag such as,

```
* #define LOG_ENABLE module_LOG_ENABLED_FLAG
*
```

step 2, include the log component header file, likes as,

```
* #include "fsl_component_log.h"
*
```

step 3, define the log module by using macro `LOG_MODULE_DEFINE`, likes as,

```
* LOG_MODULE_DEFINE(<module name>, <module log level>);
*
```

Note

The code block should be placed at the end of the header file including of the source code.

For example, In source file 1,

```
* #define LOG_ENABLE MODULE1_CONFIG_LOG_ENABLE
* #include "fsl_component_log.h"
* LOG_MODULE_DEFINE(module1, kLOG_LevelTrace);
*
```

In source file 2,

```
* #define LOG_ENABLE MODULE2_CONFIG_LOG_ENABLE
* #include "fsl_component_log.h"
* LOG_MODULE_DEFINE(module2, kLOG_LevelDebug);
*
```

49.7.2.2 #define LOG_ENABLE_COLOR 1

The feature is used to configure the log color feature for all of log component.

The feature should be defined in project setting.

Below shows how to configure in your project if you want to disable the feature.

For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols".

For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define".

For ARMGCC, open CmakeLists.txt and add the following lines,

```
"SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DLOG_ENABLE_COLOR=0)" for debug target.
```

```
"SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DLOG_ENABLE_COLOR=0)" for release target.
```

For MCUxpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

49.7.2.3 #define LOG_ENABLE_TIMESTAMP 1

The feature is used to configure the log timestamp feature for all of log component.

The feature should be defined in project setting.

Below shows how to configure in your project if you want to disable the feature.

For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols".

For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define".

For ARMGCC, open CmakeLists.txt and add the following lines,

```
"SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DLOG_ENABLE_TIMESTAMP=0)" for debug target.
```

```
"SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DLOG_ENABLE_TIMESTAMP=0)" for release target.
```

For MCUxpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

49.7.2.4 #define LOG_ENABLE_FILE_WITH_PATH 0

The feature is used to configure the source file name with path information feature for all of log component.

The feature should be defined in project setting.

Below shows how to configure in your project if you want to enable the feature.

For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols".

For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define".

For ARMGCC, open CmakeLists.txt and add the following lines,

```
"SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DLOG_ENABLE_FILE_WITH_PATH=1)" for debug target.
```

```
"SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DLOG_ENABLE_FILE_WITH_PATH=1)" for release target.
```

For MCUxpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

49.7.2.5 #define LOG_MAX_MEESSAGE_LENGTH 128

The feature is used to set the max message length, the default value is 128.

The feature should be defined in project setting.

Below shows how to configure in your project if you want to enable the feature.

For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols".

For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define".

For ARMGCC, open CmakeLists.txt and add the following lines,

```
"SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DLOG_MAX_MEESSAGE_LENGTH=128)" for debug target.
```

"SET(CMAKE_C_FLAGS_RELEASE "\${CMAKE_C_FLAGS_RELEASE} -DLOG_MAX_MESSAGE_LENGTH=128)" for release target.

For MCUXpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

49.7.2.6 #define LOG_ENABLE_ASYNC_MODE 0

The feature is used to enable asynchronous log mode feature.

The feature should be defined in project setting.

Below shows how to configure in your project if you want to enable the feature.

For IAR, right click project and select "Options", define it in "C/C++ Compiler->Preprocessor->Defined symbols".

For KEIL, click "Options for Target...", define it in "C/C++->Preprocessor Symbols->Define".

For ARMGCC, open CmakeLists.txt and add the following lines,

```
"SET(CMAKE_C_FLAGS_DEBUG "${CMAKE_C_FLAGS_DEBUG} -DLOG_ENABLE_ASYNC_MODE=1)" for debug target.
```

```
"SET(CMAKE_C_FLAGS_RELEASE "${CMAKE_C_FLAGS_RELEASE} -DLOG_ENABLE_ASYNC_MODE=1)" for release target.
```

For MCUXpresso, right click project and select "Properties", define it in "C/C++ Build->Settings->MCU C Compiler->Preprocessor".

49.8 Log backend debug console

49.8.1 Overview

This chapter describes the log backend debug console. All APIs provided by the component should be called explicitly by up layer. For examples, if the debug console is used as backend of the log component, the function LOG_InitBackendDebugconsole should be called explicitly.

Functions

- void [LOG_InitBackendDebugconsole](#) (void)
Initializes the backend debugconsole for log component.
- void [LOG_DeinitBackendDebugconsole](#) (void)
De-initializes the backend debugconsole for log component.

49.8.2 Function Documentation

49.8.2.1 void LOG_InitBackendDebugconsole (void)

This function initializes the backend debugconsole for log component. The function should be called in application layer. The function should be called after the log component has been initialized (the function LOG_Init has been called).

49.8.2.2 void LOG_DeinitBackendDebugconsole (void)

This function de-initializes the backend debugconsole for log component.

49.9 Log backend ring buffer

49.9.1 Overview

This chapter describes the log backend ring buffer. All APIs provided by the component should be called explicitly by up layer. For examples, if the ring buffer is used as backend of the log component, the function LOG_InitBackendRingbuffer should be called explicitly.

Data Structures

- struct [log_backend_ring_buffer_config](#)
ring buffer configuration structure [More...](#)

Typedefs

- typedef struct
[log_backend_ring_buffer_config](#) [log_backend_ring_buffer_config_t](#)
ring buffer configuration structure

Functions

- void [LOG_InitBackendRingbuffer](#) ([log_backend_ring_buffer_config_t](#) *config)
Initializes the backend ringbuffer for log component.
- void [LOG_DeinitBackendRingbuffer](#) (void)
De-initializes the backend ringbuffer for log component.

49.9.2 Data Structure Documentation

49.9.2.1 struct [log_backend_ring_buffer_config](#)

Data Fields

- [uint8_t](#) * [ringBuffer](#)
ring buffer address
- [size_t](#) [ringBufferLength](#)
ring buffer length

49.9.3 Function Documentation

49.9.3.1 void LOG_InitBackendRingbuffer (log_backend_ring_buffer_config_t * *config*)

This function initializes the backend ringbuffer for log component. The function should be called in application layer. The function should be called after the log component has been initialized (the function LOG_Init has been called).

Parameters

<i>config</i>	Ring buffer configuration for backend ring buffer.
---------------	--

49.9.3.2 void LOG_DeinitBackendRingbuffer (void)

This function de-initializes the backend ringbuffer for log component.

49.9.4 CODEC Adapter

49.9.4.1 Overview

Enumerations

- enum {
 - [kCODEC_WM8904](#),
 - [kCODEC_WM8960](#),
 - [kCODEC_WM8524](#),
 - [kCODEC_SGTL5000](#),
 - [kCODEC_DA7212](#),
 - [kCODEC_CS42888](#),
 - [kCODEC_CS42448](#),
 - [kCODEC_AK4497](#),
 - [kCODEC_AK4458](#),
 - [kCODEC_TFA9XXX](#),
 - [kCODEC_TFA9896](#),
 - [kCODEC_WM8962](#),
 - [kCODEC_PCM512X](#),
 - [kCODEC_PCM186X](#) }

codec type

49.9.4.2 Enumeration Type Documentation

49.9.4.2.1 anonymous enum

Enumerator

kCODEC_WM8904 wm8904
kCODEC_WM8960 wm8960
kCODEC_WM8524 wm8524
kCODEC_SGTL5000 sgtl5000
kCODEC_DA7212 da7212
kCODEC_CS42888 CS42888.
kCODEC_CS42448 CS42448.
kCODEC_AK4497 AK4497.
kCODEC_AK4458 ak4458
kCODEC_TFA9XXX tfa9xxx
kCODEC_TFA9896 tfa9896
kCODEC_WM8962 wm8962
kCODEC_PCM512X pcm512x
kCODEC_PCM186X pcm186x

Chapter 50

Audio_Adapter

50.1 Overview

Data Structures

- struct [_hal_audio_dma_mux_config_t](#)
HAL Audio DMA mux user configuration. [More...](#)
- struct [_hal_audio_dma_channel_mux_config_t](#)
HAL Audio DMA channel mux user configuration. [More...](#)
- struct [_hal_audio_dma_extra_config_t](#)
HAL Audio DMA extra user configuration. [More...](#)
- struct [_hal_audio_dma_config](#)
HAL Audio DMA user configuration. [More...](#)
- struct [_hal_audio_ip_config](#)
HAL Audio IP specific feature configuration. [More...](#)
- struct [_hal_audio_config](#)
HAL Audio configuration structure. [More...](#)
- struct [_hal_audio_transfer](#)
HAL Audio transfer structure. [More...](#)

Macros

- #define [HAL_AUDIO_HANDLE_SIZE](#) (HAL_AUDIO_HANDLE_SIZE_TEMP)
Definition of audio adapter handle size.
- #define [HAL_AUDIO_HANDLE_DEFINE](#)(name) uint32_t name[([HAL_AUDIO_HANDLE_SIZE](#) + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the Audio handle.

Typedefs

- typedef enum [_hal_AUDIO_status](#) [hal_audio_status_t](#)
HAL Audio status.
- typedef enum [_hal_audio_channel](#) [hal_audio_channel_t](#)
HAL Audio channel number.
- typedef enum [_hal_audio_sample_rate](#) [hal_audio_sample_rate_t](#)
HAL Audio sample rate.
- typedef enum [_hal_audio_bit_width](#) [hal_audio_bit_width_t](#)
HAL Audio bit width.
- typedef enum [_hal_audio_bclk_polarity](#) [hal_audio_bclk_polarity_t](#)
HAL Audio bit clock polarity.
- typedef enum [_hal_audio_frame_sync_width](#) [hal_audio_frame_sync_width_t](#)
HAL Audio frame sync width.

- typedef enum
[_hal_audio_frame_sync_polarity](#) [hal_audio_frame_sync_polarity_t](#)
HAL Audio frame sync polarity.
- typedef enum
[_hal_audio_master_slave](#) [hal_audio_master_slave_t](#)
HAL Audio master or slave mode.
- typedef enum
[_hal_audio_sai_sync_mode](#) [hal_audio_sai_sync_mode_t](#)
Synchronous or asynchronous mode, only for SAI configuration.
- typedef enum [_hal_audio_data_format](#) [hal_audio_data_format_t](#)
HAL Audio data format.
- typedef enum
[_hal_audio_dma_channel_priority](#) [hal_audio_dma_channel_priority_t](#)
HAL Audio DMA channel priority.
- typedef struct
[_hal_audio_dma_mux_config_t](#) [hal_audio_dma_mux_config_t](#)
HAL Audio DMA mux user configuration.
- typedef struct
[_hal_audio_dma_channel_mux_config_t](#) [hal_audio_dma_channel_mux_config_t](#)
HAL Audio DMA channel mux user configuration.
- typedef struct
[_hal_audio_dma_extra_config_t](#) [hal_audio_dma_extra_config_t](#)
HAL Audio DMA extra user configuration.
- typedef struct
[_hal_audio_dma_config](#) [hal_audio_dma_config_t](#)
HAL Audio DMA user configuration.
- typedef struct [_hal_audio_ip_config](#) [hal_audio_ip_config_t](#)
HAL Audio IP specific feature configuration.
- typedef struct [_hal_audio_config](#) [hal_audio_config_t](#)
HAL Audio configuration structure.
- typedef struct [_hal_audio_transfer](#) [hal_audio_transfer_t](#)
HAL Audio transfer structure.
- typedef void * [hal_audio_handle_t](#)
HAL Audio transfer handle.
- typedef void(* [hal_audio_transfer_callback_t](#))([hal_audio_handle_t](#) handle, [hal_audio_status_t](#) completionStatus, void *callbackParam)
HAL Audio completion callback function pointer type.

Enumerations

- enum [_hal_AUDIO_status](#) {
[kStatus_HAL_AudioSuccess](#) = kStatus_Success,
[kStatus_HAL_AudioError](#) = MAKE_STATUS(kStatusGroup_HAL_I2S, 1),
[kStatus_HAL_AudioBusy](#) = MAKE_STATUS(kStatusGroup_HAL_I2S, 2),
[kStatus_HAL_AudioIdle](#) = MAKE_STATUS(kStatusGroup_HAL_I2S, 3),
[kStatus_HAL_AudioQueueFull](#) = MAKE_STATUS(kStatusGroup_HAL_I2S, 4) }
HAL Audio status.
- enum [_hal_audio_channel](#) {


```

kHAL_AudioMono = 0x7FU,
kHAL_AudioMonoRight = 0x0U,
kHAL_AudioMonoLeft,
kHAL_AudioStereo,
kHAL_AudioStereo3Channel,
kHAL_AudioStereo4Channel,
kHAL_AudioStereo5Channel,
kHAL_AudioStereo6Channel,
kHAL_AudioStereo7Channel,
kHAL_AudioStereo8Channel,
kHAL_AudioStereo9Channel,
kHAL_AudioStereo10Channel,
kHAL_AudioStereo11Channel,
kHAL_AudioStereo12Channel,
kHAL_AudioStereo13Channel,
kHAL_AudioStereo14Channel,
kHAL_AudioStereo15Channel,
kHAL_AudioStereo16Channel }

```

HAL Audio channel number.

- enum `_hal_audio_sample_rate` {


```

kHAL_AudioSampleRate8KHz = 8000U,
kHAL_AudioSampleRate11025Hz = 11025U,
kHAL_AudioSampleRate12KHz = 12000U,
kHAL_AudioSampleRate16KHz = 16000U,
kHAL_AudioSampleRate22050Hz = 22050U,
kHAL_AudioSampleRate24KHz = 24000U,
kHAL_AudioSampleRate32KHz = 32000U,
kHAL_AudioSampleRate44100Hz = 44100U,
kHAL_AudioSampleRate48KHz = 48000U,
kHAL_AudioSampleRate96KHz = 96000U,
kHAL_AudioSampleRate192KHz = 192000U,
kHAL_AudioSampleRate384KHz = 384000U }

```

HAL Audio sample rate.

- enum `_hal_audio_bit_width` {


```

kHAL_AudioWordWidth8bits = 8U,
kHAL_AudioWordWidth16bits = 16U,
kHAL_AudioWordWidth24bits = 24U,
kHAL_AudioWordWidth32bits = 32U }

```

HAL Audio bit width.

- enum `_hal_audio_bclk_polarity` {


```

kHAL_AudioSampleOnFallingEdge = 0x00U,
kHAL_AudioSampleOnRisingEdge }

```

HAL Audio bit clock polarity.

- enum `_hal_audio_frame_sync_width` {


```

kHAL_AudioFrameSyncWidthOneBitClk = 0x00U,
kHAL_AudioFrameSyncWidthPerWordWidth,

```

- `kHAL_AudioFrameSyncWidthHalfFrame` }
HAL Audio frame sync width.
- enum `_hal_audio_frame_sync_polarity` {
`kHAL_AudioBeginAtRisingEdge` = 0x00U,
`kHAL_AudioBeginAtFallingEdge` }
HAL Audio frame sync polarity.
- enum `_hal_audio_master_slave` {
`kHAL_AudioMaster` = 0x0U,
`kHAL_AudioSlave`,
`kHAL_AudioBclkMasterFrameSyncSlave`,
`kHAL_AudioBclkSlaveFrameSyncMaster` }
HAL Audio master or slave mode.
- enum `_hal_audio_sai_sync_mode` {
`kHAL_AudioSaiModeAsync` = 0x0U,
`kHAL_AudioSaiModeSync` }
Synchronous or asynchronous mode, only for SAI configuration.
- enum `_hal_audio_data_format` {
`kHAL_AudioDataFormatI2sClassic` = 0x0U,
`kHAL_AudioDataFormatLeftJustified`,
`kHAL_AudioDataFormatRightJustified`,
`kHAL_AudioDataFormatDspModeA`,
`kHAL_AudioDataFormatDspModeB` }
HAL Audio data format.
- enum `_hal_audio_dma_channel_priority` { , `kHAL_AudioDmaChannelPriorityDefault` = 0xFFU }
HAL Audio DMA channel priority.

Initialization and de-initialization

- `hal_audio_status_t HAL_AudioTxInit` (`hal_audio_handle_t` handle, const `hal_audio_config_t` *config)
Initializes the HAL Audio peripheral.
- `hal_audio_status_t HAL_AudioRxInit` (`hal_audio_handle_t` handle, const `hal_audio_config_t` *config)
Initializes the HAL Audio peripheral.
- `hal_audio_status_t HAL_AudioTxDeinit` (`hal_audio_handle_t` handle)
De-initializes the HAL Audio peripheral.
- `hal_audio_status_t HAL_AudioRxDeinit` (`hal_audio_handle_t` handle)
De-initializes the HAL Audio peripheral.

Transactional

- `hal_audio_status_t HAL_AudioTxInstallCallback` (`hal_audio_handle_t` handle, `hal_audio_transfer_callback_t` callback, void *callbackParam)
Installs a callback and callback parameter.
- `hal_audio_status_t HAL_AudioRxInstallCallback` (`hal_audio_handle_t` handle, `hal_audio_transfer_callback_t` callback, void *callbackParam)
Installs a callback and callback parameter.
- `hal_audio_status_t HAL_AudioTransferSendNonBlocking` (`hal_audio_handle_t` handle, `hal_audio_transfer_t` *xfer)

- Performs a DMA non-blocking send on the data bus.*

 - [hal_audio_status_t HAL_AudioTransferReceiveNonBlocking](#) ([hal_audio_handle_t](#) handle, [hal_audio_transfer_t](#) *xfer)
- Performs a DMA non-blocking receive on the HAL Audio bus.*

 - [hal_audio_status_t HAL_AudioTransferAbortSend](#) ([hal_audio_handle_t](#) handle)
- Aborts a DMA non-blocking transfer early.*

 - [hal_audio_status_t HAL_AudioTransferAbortReceive](#) ([hal_audio_handle_t](#) handle)
- Aborts a DMA non-blocking transfer early.*

 - [hal_audio_status_t HAL_AudioTransferGetSendCount](#) ([hal_audio_handle_t](#) handle, [size_t](#) *count)
- Gets the tx transfer status during a DMA non-blocking transfer.*

 - [hal_audio_status_t HAL_AudioTransferGetReceiveCount](#) ([hal_audio_handle_t](#) handle, [size_t](#) *count)

Gets the rx transfer status during a DMA non-blocking transfer.

50.2 Data Structure Documentation

50.2.1 struct [hal_audio_dma_mux_config_t](#)

50.2.2 struct [hal_audio_dma_channel_mux_config_t](#)

50.2.3 struct [hal_audio_dma_extra_config_t](#)

50.2.4 struct [hal_audio_dma_config](#)

Data Fields

- [uint8_t instance](#)
DMA instance.
- [uint8_t channel](#)
DMA channel.
- [hal_audio_dma_channel_priority_t priority](#)
DMA channel priority.
- [bool enablePreemption](#)
If true, a channel can be suspended by other channel with higher priority.
- [bool enablePreemptAbility](#)
If true, a channel can suspend other channel with low priority Not all SOCs support this feature.
- [void * dmaMuxConfig](#)
The pointer points to an entity defined by [hal_audio_dma_mux_config_t](#).
- [void * dmaChannelMuxConfig](#)
The pointer points to an entity defined by [hal_audio_dma_channel_mux_config_t](#).
- [void * dmaChannelConfig](#)
The pointer points to an entity defined by channel configuration structure that is defined in dma driver, such as [edma_channel_config_t](#).
- [void * dmaExtraConfig](#)
The pointer points to an entity defined by [hal_audio_dma_extra_config_t](#).

Field Documentation**(1) bool _hal_audio_dma_config::enablePreemption**

Not all SOCs support this feature. For example, EDMA, DMA4 supports this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the value should be set to false.

(2) bool _hal_audio_dma_config::enablePreemptAbility

For example, EDMA, DMA4 supports this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the value should be set to false.

(3) void* _hal_audio_dma_config::dmaMuxConfig

Not all SOCs support this feature. In general, when the macro FSL_FEATURE_SOC_DMAMUX_COUNT is defined as non-zero, the SOC supports this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the pointer should be set to NULL.

(4) void* _hal_audio_dma_config::dmaChannelMuxConfig

Not all SOCs support this feature. In general, when the macro FSL_FEATURE_EDMA_HAS_CHANNEL_MUX is defined as non-zero, the SOC supports this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the pointer should be set to NULL.

(5) void* _hal_audio_dma_config::dmaChannelConfig

Not all SOCs support this feature. In general, when the macro FSL_FEATURE_EDMA_HAS_CHANNEL_CONFIG is defined as non-zero, the SOC supports this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the pointer should be set to NULL.

(6) void* _hal_audio_dma_config::dmaExtraConfig

Some DMA IPs have extra configurations, such as EDMA, DMA4. The structure is used for these extra configurations. Not all SOCs support this feature. For detailed information please refer to the SOC corresponding RM. If not supported, the pointer should be set to NULL.

50.2.5 struct _hal_audio_ip_config**Field Documentation****(1) uint32_t _hal_audio_ip_config::lineMask**

lineMask = 0x1U, represents RX0/TX0 data line is enabled. lineMask = 0xFU, represents RX0-3/TX0-3 data line are enabled.

50.2.6 struct _hal_audio_config

Data Fields

- [hal_audio_dma_config_t * dmaConfig](#)
DMA configuration.
- void * [ipConfig](#)
IP specific feature configuration.
- uint32_t [srcClock_Hz](#)
Source clock.
- uint32_t [sampleRate_Hz](#)
Sample rate.
- uint16_t [frameLength](#)
Only flexcomm_i2s uses this field.
- uint16_t [fifoWatermark](#)
FIFO watermark value.
- [hal_audio_master_slave_t msaterSlave](#)
master or slave, configure where the bclk and frame sync come from.
- [hal_audio_bclk_polarity_t bclkPolarity](#)
bclk polarity, data sample on rising edge or falling edge.
- [hal_audio_frame_sync_width_t frameSyncWidth](#)
Only DSP mode uses this field.
- [hal_audio_frame_sync_polarity_t frameSyncPolarity](#)
frame sync polarity, frame sync begin at rising or falling edge.
- [hal_audio_channel_t lineChannels](#)
Configure the number of channel on the data line.
- [hal_audio_data_format_t dataFormat](#)
data format on bus
- uint8_t [bitWidth](#)
Bit Width.
- uint8_t [instance](#)
Instance (0 - I2S0/SAI0, 1 - I2S1/SAI1, ...), for detailed information please refer to the SOC corresponding RM.

Field Documentation

(1) void* _hal_audio_config::ipConfig

The pointer points to an entity defined by `hal_audio_ip_config_t`. If there is no specific feature configuration, it should be set to NULL.

(2) uint16_t _hal_audio_config::frameLength

In most cases, `frameLength` is equal to `bitWidth` times `lineChannels`. In some cases, `frameLength` needs to be set to other value. For example, when the number of bit clock on the bus between two neighboring WS value is greater than `bitWidth` times `lineChannels`, `frameLength` needs to be set to the value that is equal to the number of bit clock between two neighboring WS signal. SAI does not use this field because `frameLength` can be determined internally by `bitWidth` and `lineChannels`.

(3) uint16_t _hal_audio_config::fifoWatermark

Generally, the value is set to half the number of FIFO(F). Note that the receive(R) or transmit length(T) is related to fifoWatermark(W) and bitWidth(B). The relationship between them is: $R = N * W * B$, $T = N * (F - W) * B$ (N is integer). On some SOCs, the W and (F - W) is constant 1 and setting the W does not take effect. In that case the fifoWatermark does not need to be set. If the value set by application is greater than the number of FIFO, a maximum value will be used. For example, if the number of FIFO is 32 on a SOC but the watermark is set to 64 by application, the real value that is written to register will be 31.

(4) hal_audio_master_slave_t _hal_audio_config::msaterSlave**(5) hal_audio_bclk_polarity_t _hal_audio_config::bclkPolarity****(6) hal_audio_frame_sync_width_t _hal_audio_config::frameSyncWidth**

For other data format, this field does not need to be set and the frameSyncWidth is determined internally that depends on different mode. For example, for I2S classic mode, frameSyncWidth is equal to bitWidth.

(7) hal_audio_frame_sync_polarity_t _hal_audio_config::frameSyncPolarity

This field is not used now and reserved for future use. The frameSyncPolarity is set internally that depends on different mode. For example, for I2S classic mode, frameSyncWidth is equal to `KHAL_AudioBegin-AtFallingEdge`.

(8) hal_audio_channel_t _hal_audio_config::lineChannels**(9) uint8_t _hal_audio_config::instance**

Invalid instance value will cause initialization failure.

50.2.7 struct _hal_audio_transfer**Data Fields**

- `uint8_t * data`
A transfer buffer.
- `size_t dataSize`
A transfer size.

Field Documentation**(1) uint8_t* _hal_audio_transfer::data****(2) size_t _hal_audio_transfer::dataSize**

50.3 Macro Definition Documentation

50.3.1 #define HAL_AUDIO_HANDLE_SIZE (HAL_AUDIO_HANDLE_SIZE_TEMP)

50.3.2 #define HAL_AUDIO_HANDLE_DEFINE(*name*) uint32_t name[(HAL_AUDIO_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]

This macro is used to define a 4 byte aligned Audio handle. Then use "(hal_audio_handle_t)name" to get the Audio handle.

The macro should be global and could be optional. You could also define Audio handle by yourself.

This is an example,

```
* HAL_AUDIO_HANDLE_DEFINE(audioTxHandle);
*
```

Parameters

<i>name</i>	The name string of the Audio transfer handle.
-------------	---

50.4 Typedef Documentation

50.4.1 typedef enum _hal_AUDIO_status hal_audio_status_t

50.4.2 typedef struct _hal_audio_config hal_audio_config_t

50.4.3 typedef struct _hal_audio_transfer hal_audio_transfer_t

50.4.4 typedef void* hal_audio_handle_t

50.4.5 typedef void(* hal_audio_transfer_callback_t)(hal_audio_handle_t handle, hal_audio_status_t completionStatus, void *callbackParam)

This callback is used only for the non-blocking Audio transfer API. Specify the callback you wish to use in the call to [HAL_AudioTxInstallCallback\(\)](#) or [HAL_AudioRxInstallCallback\(\)](#).

Parameters

<i>handle</i>	audio transfer handle pointer, this should be a static variable.
<i>completion-Status</i>	Either kStatus_HAL_AudioIdle or an error code describing how the transfer completed.
<i>callbackParam</i>	Arbitrary pointer-sized value passed from the application.

50.5 Enumeration Type Documentation

50.5.1 enum_hal_AUDIO_status

Enumerator

- kStatus_HAL_AudioSuccess* Successfully.
- kStatus_HAL_AudioError* Error occurs on HAL Audio.
- kStatus_HAL_AudioBusy* HAL Audio is busy with current transfer.
- kStatus_HAL_AudioIdle* HAL Audio transmitter is idle.
- kStatus_HAL_AudioQueueFull* Transfer queue is full.

50.5.2 enum_hal_audio_channel

Enumerator

- kHAL_AudioMono* Only one channel on bus.
- kHAL_AudioMonoRight* Only Right channel have sound.
- kHAL_AudioMonoLeft* Only left channel have sound.
- kHAL_AudioStereo* Stereo sound.
- kHAL_AudioStereo3Channel* Stereo 3 channel sound.
- kHAL_AudioStereo4Channel* Stereo 4 channel sound.
- kHAL_AudioStereo5Channel* Stereo 5 channel sound.
- kHAL_AudioStereo6Channel* Stereo 6 channel sound.
- kHAL_AudioStereo7Channel* Stereo 7 channel sound.
- kHAL_AudioStereo8Channel* Stereo 8 channel sound.
- kHAL_AudioStereo9Channel* Stereo 9 channel sound.
- kHAL_AudioStereo10Channel* Stereo 10 channel sound.
- kHAL_AudioStereo11Channel* Stereo 11 channel sound.
- kHAL_AudioStereo12Channel* Stereo 12 channel sound.
- kHAL_AudioStereo13Channel* Stereo 13 channel sound.
- kHAL_AudioStereo14Channel* Stereo 14 channel sound.
- kHAL_AudioStereo15Channel* Stereo 15 channel sound.
- kHAL_AudioStereo16Channel* Stereo 16 channel sound.

50.5.3 enum _hal_audio_sample_rate

Enumerator

kHAL_AudioSampleRate8KHz Sample rate 8000 Hz.
kHAL_AudioSampleRate11025Hz Sample rate 11025 Hz.
kHAL_AudioSampleRate12KHz Sample rate 12000 Hz.
kHAL_AudioSampleRate16KHz Sample rate 16000 Hz.
kHAL_AudioSampleRate22050Hz Sample rate 22050 Hz.
kHAL_AudioSampleRate24KHz Sample rate 24000 Hz.
kHAL_AudioSampleRate32KHz Sample rate 32000 Hz.
kHAL_AudioSampleRate44100Hz Sample rate 44100 Hz.
kHAL_AudioSampleRate48KHz Sample rate 48000 Hz.
kHAL_AudioSampleRate96KHz Sample rate 96000 Hz.
kHAL_AudioSampleRate192KHz Sample rate 192000 Hz.
kHAL_AudioSampleRate384KHz Sample rate 384000 Hz.

50.5.4 enum _hal_audio_bit_width

Enumerator

kHAL_AudioWordWidth8bits Audio data width 8 bits.
kHAL_AudioWordWidth16bits Audio data width 16 bits.
kHAL_AudioWordWidth24bits Audio data width 24 bits.
kHAL_AudioWordWidth32bits Audio data width 32 bits.

50.5.5 enum _hal_audio_bclk_polarity

Enumerator

kHAL_AudioSampleOnFallingEdge Data samples at the falling edge.
kHAL_AudioSampleOnRisingEdge Data samples at the rising edge.

50.5.6 enum _hal_audio_frame_sync_width

Enumerator

kHAL_AudioFrameSyncWidthOneBitClk 1 bit clock frame sync len for DSP mode
kHAL_AudioFrameSyncWidthPerWordWidth Frame sync length decided by word width.
kHAL_AudioFrameSyncWidthHalfFrame Frame sync length is half of frame length.

50.5.7 enum _hal_audio_frame_sync_polarity

Enumerator

- kHAL_AudioBeginAtRisingEdge* Frame sync begins at the rising edge.
- kHAL_AudioBeginAtFallingEdge* Frame sync begins at the falling edge.

50.5.8 enum _hal_audio_master_slave

Enumerator

- kHAL_AudioMaster* Master mode include bclk and frame sync.
- kHAL_AudioSlave* Slave mode include bclk and frame sync.
- kHAL_AudioBclkMasterFrameSyncSlave* BCLK in master mode, frame sync in slave mode.
- kHAL_AudioBclkSlaveFrameSyncMaster* BCLK in slave mode, frame sync in master mode.

50.5.9 enum _hal_audio_sai_sync_mode

Enumerator

- kHAL_AudioSaiModeAsync* Asynchronous mode.
- kHAL_AudioSaiModeSync* Synchronous mode (with receiver or transmit)

50.5.10 enum _hal_audio_data_format

Enumerator

- kHAL_AudioDataFormatI2sClassic* I2S classic mode.
- kHAL_AudioDataFormatLeftJustified* Left-Justified mode.
- kHAL_AudioDataFormatRightJustified* Right-Justified mode.
- kHAL_AudioDataFormatDspModeA* DSP mode A, channel is available on 2nd rising edge of BCLK following a rising edge of frame sync.
- kHAL_AudioDataFormatDspModeB* DSP mode B, channel is available on 1st rising edge of BCLK following a rising edge of frame sync.

50.5.11 enum _hal_audio_dma_channel_priority

Enumerator

- kHAL_AudioDmaChannelPriorityDefault* Use default value, not to configure priority.

50.6 Function Documentation

50.6.1 `hal_audio_status_t HAL_AudioTxInit (hal_audio_handle_t handle, const hal_audio_config_t * config)`

Note

This API should be called at the beginning of the application. Otherwise, any operation to the HAL Audio module can cause a hard fault because the clock is not enabled. This function configures the audio with user-defined settings. The user can configure the configuration structure. The parameter `handle` is a pointer to point to a memory space of size `HAL_AUDIO_HANDLE_SIZE` allocated by the caller.

DMA will be initialized and enabled by default in this function and calling `HAL_AudioTransferSendNonBlocking` or `HAL_AudioTransferReceiveNonBlocking` will use DMA to transfer data. Thus application should avoid initializing DMA repeatedly and `dmaConfig` should be configured.

Example below shows how to use this API to configure the audio peripheral. For SAI,

```
* HAL_AUDIO_HANDLE_DEFINE(audioTxHandle);
* hal_audio_config_t audioConfig;
* hal_audio_dma_config_t dmaConfig;
* hal_audio_ip_config_t ipConfig;
* hal_audio_dma_mux_config_t dmaMuxConfig;
* dmaMuxConfig.dmaMuxConfig.dmaMuxInstance = 0;
* dmaMuxConfig.dmaMuxConfig.dmaRequestSource = (uint32_t)kDmaRequestMuxSai1Tx;
* dmaConfig.instance = 0;
* dmaConfig.channel = 0;
* dmaConfig.priority =
  kHAL_AudioDmaChannelPriorityDefault;
* dmaConfig.enablePreemption = false;
* dmaConfig.enablePreemptAbility = false;
* dmaConfig.dmaMuxConfig = &dmaMuxConfig;
* dmaConfig.dmaChannelMuxConfig = NULL;
* ipConfig.sai.lineMask = 1U << 0U;
* ipConfig.sai.syncMode = kHAL_AudioSaiModeAsync;
* audioConfig.dmaConfig = &dmaConfig;
* audioConfig.ipConfig = &ipConfig;
* audioConfig.srcClock_Hz = 24576000;
* audioConfig.sampleRate_Hz = (uint32_t)
  kHAL_AudioSampleRate48KHz;
* audioConfig.fifoWatermark = 16;
* audioConfig.msaterSlave = kHAL_AudioMaster;
* audioConfig.bclkPolarity =
  kHAL_AudioSampleOnRisingEdge;
* audioConfig.frameSyncWidth =
  kHAL_AudioFrameSyncWidthHalfFrame;
* audioConfig.frameSyncPolarity =
  kHAL_AudioBeginAtFallingEdge;
* audioConfig.lineChannels = kHAL_AudioStereo;
* audioConfig.dataFormat =
  kHAL_AudioDataFormatI2sClassic;
* audioConfig.bitWidth = (uint8_t)
  kHAL_AudioWordWidth16bits;
* audioConfig.instance = 0U;
* HAL_AudioTxInit((hal_audio_handle_t)audioTxHandle, &audioConfig);
*
```

For I2S,

```

* HAL_AUDIO_HANDLE_DEFINE(audioTxHandle);
* hal_audio_config_t audioConfig;
* hal_audio_dma_config_t dmaConfig;
* dmaConfig.instance = 0;
* dmaConfig.channel = 0;
* dmaConfig.priority = kHAL_AudioDmaChannelPriorityDefault
;
* dmaConfig.enablePreemption = false;
* dmaConfig.enablePreemptAbility = false;
* dmaConfig.dmaMuxConfig = NULL;
* dmaConfig.dmaChannelMuxConfig = NULL;
* audioConfig.dmaConfig = &dmaConfig;
* audioConfig.ipConfig = NULL;
* audioConfig.srcClock_Hz = 24576000;
* audioConfig.sampleRate_Hz = (uint32_t)
  kHAL_AudioSampleRate48KHz;
* audioConfig.fifoWatermark = 0;
* audioConfig.msaterSlave = kHAL_AudioMaster;
* audioConfig.bclkPolarity = kHAL_AudioSampleOnRisingEdge;
* audioConfig.frameSyncWidth =
  kHAL_AudioFrameSyncWidthHalfFrame;
* audioConfig.frameSyncPolarity =
  kHAL_AudioBeginAtFallingEdge;
* audioConfig.lineChannels = kHAL_AudioStereo;
* audioConfig.dataFormat = kHAL_AudioDataFormatI2sClassic
;
* audioConfig.bitWidth = (uint8_t)kHAL_AudioWordWidth16bits;
* audioConfig.instance = 0U;
* HAL_AudioTxInit((hal_audio_handle_t)audioTxHandle, &audioConfig);
*

```

Parameters

<i>handle</i>	Pointer to point to a memory space of size HAL_AUDIO_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: HAL_AUDIO_HANDLE_DEFINE(handle) ; or <code>uint32_t handle[((HAL_AUDIO_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>config</i>	A pointer to the audio configuration structure

Return values

<i>kStatus_HAL_Audio-Success</i>	audio initialization succeed
----------------------------------	------------------------------

50.6.2 hal_audio_status_t HAL_AudioRxInit (hal_audio_handle_t handle, const hal_audio_config_t * config)

Note

This API should be called at the beginning of the application. Otherwise, any operation to the HAL Audio module can cause a hard fault because the clock is not enabled. This function configures the audio with user-defined settings. The user can configure the configuration structure. The parameter handle is a pointer to point to a memory space of size `HAL_AUDIO_HANDLE_SIZE` allocated by the caller.

DMA will be initialized and enabled by default in this function and calling `HAL_AudioTransferSendNonBlocking` or `HAL_AudioTransferReceiveNonBlocking` will use DMA to transfer data. Thus application should avoid initializing DMA repeatedly and `dmaConfig` should be configured.

Example below shows how to use this API to configure the audio peripheral. For SAI,

```
* HAL_AUDIO_HANDLE_DEFINE(audioRxHandle);
* hal_audio_config_t audioConfig;
* hal_audio_dma_config_t dmaConfig;
* hal_audio_ip_config_t ipConfig;
* hal_audio_dma_mux_config_t dmaMuxConfig;
* dmaMuxConfig.dmaMuxConfig.dmaMuxInstance = 0;
* dmaMuxConfig.dmaMuxConfig.dmaRequestSource = (uint32_t)kDmaRequestMuxSai1Rx;
* dmaConfig.instance = 0;
* dmaConfig.channel = 0;
* dmaConfig.priority =
  kHAL_AudioDmaChannelPriorityDefault;
* dmaConfig.enablePreemption = false;
* dmaConfig.enablePreemptAbility = false;
* dmaConfig.dmaMuxConfig = &dmaMuxConfig;
* dmaConfig.dmaChannelMuxConfig = NULL;
* ipConfig.sai.lineMask = 1U << 0U;
* ipConfig.sai.syncMode = kHAL_AudioSaiModeAsync;
* audioConfig.dmaConfig = &dmaConfig;
* audioConfig.ipConfig = &ipConfig;
* audioConfig.srcClock_Hz = 24576000;
* audioConfig.sampleRate_Hz = (uint32_t)
  kHAL_AudioSampleRate48KHz;
* audioConfig.fifoWatermark = 16;
* audioConfig.msaterSlave = kHAL_AudioMaster;
* audioConfig.bclkPolarity =
  kHAL_AudioSampleOnRisingEdge;
* audioConfig.frameSyncWidth =
  kHAL_AudioFrameSyncWidthHalfFrame;
* audioConfig.frameSyncPolarity =
  kHAL_AudioBeginAtFallingEdge;
* audioConfig.lineChannels = kHAL_AudioStereo;
* audioConfig.dataFormat =
  kHAL_AudioDataFormatI2sClassic;
* audioConfig.bitWidth = (uint8_t)
  kHAL_AudioWordWidth16bits;
* audioConfig.instance = 0U;
* HAL_AudioRxInit((hal_audio_handle_t)audioRxHandle, &audioConfig);
*
```

For I2S,

```
* HAL_AUDIO_HANDLE_DEFINE(audioRxHandle);
* hal_audio_config_t audioConfig;
* hal_audio_dma_config_t dmaConfig;
* dmaConfig.instance = 0;
* dmaConfig.channel = 0;
* dmaConfig.priority = kHAL_AudioDmaChannelPriorityDefault
```

```

;
* dmaConfig.enablePreemption      = false;
* dmaConfig.enablePreemptAbility = false;
* dmaConfig.dmaMuxConfig          = NULL;
* dmaConfig.dmaChannelMuxConfig  = NULL;
* audioConfig.dmaConfig           = &dmaConfig;
* audioConfig.ipConfig            = NULL;
* audioConfig.srcClock_Hz         = 24576000;
* audioConfig.sampleRate_Hz       = (uint32_t)
    kHAL_AudioSampleRate48KHz;
* audioConfig.fifoWatermark       = 0;
* audioConfig.msaterSlave         = kHAL_AudioMaster;
* audioConfig.bclkPolarity        = kHAL_AudioSampleOnRisingEdge;
* audioConfig.frameSyncWidth     =
    kHAL_AudioFrameSyncWidthHalfFrame;
* audioConfig.frameSyncPolarity  =
    kHAL_AudioBeginAtFallingEdge;
* audioConfig.lineChannels        = kHAL_AudioStereo;
* audioConfig.dataFormat          = kHAL_AudioDataFormatI2sClassic
;
* audioConfig.bitWidth            = (uint8_t)kHAL_AudioWordWidth16bits;
* audioConfig.instance            = 0U;
* HAL_AudioRxInit((hal_audio_handle_t)audioRxHandle, &audioConfig);
*

```

Parameters

<i>handle</i>	Pointer to point to a memory space of size HAL_AUDIO_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: HAL_AUDIO_HANDLE_DEFINE(handle) ; or <code>uint32_t handle[((HAL_AUDIO_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>config</i>	A pointer to the audio configuration structure

Return values

<i>kStatus_HAL_Audio-Success</i>	audio initialization succeed
----------------------------------	------------------------------

50.6.3 hal_audio_status_t HAL_AudioTxDeinit (hal_audio_handle_t handle)

Call this API to gate the HAL Audio clock. The HAL Audio module can't work unless the HAL_Audio-TxInit is called.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
---------------	---

Return values

<i>kStatus_HAL_Audio-Success</i>	audio de-initialization succeed
----------------------------------	---------------------------------

50.6.4 **hal_audio_status_t HAL_AudioRxDeinit (hal_audio_handle_t *handle*)**

Call this API to gate the HAL Audio clock. The HAL Audio module can't work unless the HAL_AudioRxInit is called.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
---------------	---

Return values

<i>kStatus_HAL_Audio-Success</i>	audio de-initialization succeed
----------------------------------	---------------------------------

50.6.5 **hal_audio_status_t HAL_AudioTxInstallCallback (hal_audio_handle_t *handle*, hal_audio_transfer_callback_t *callback*, void * *callbackParam*)**

This function is used to install the callback and callback parameter for audio module. When any status of the audio changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>callback</i>	pointer to user callback function.
<i>callbackParam</i>	user parameter passed to the callback function.

Return values

<i>kStatus_HAL_Audio-Success</i>	audio tx transfer handle created
----------------------------------	----------------------------------

50.6.6 **hal_audio_status_t HAL_AudioRxInstallCallback (hal_audio_handle_t handle, hal_audio_transfer_callback_t callback, void * callbackParam)**

This function is used to install the callback and callback parameter for audio module. When any status of the audio changed, the driver will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>callback</i>	pointer to user callback function.
<i>callbackParam</i>	user parameter passed to the callback function.

Return values

<i>kStatus_HAL_Audio-Success</i>	audio rx transfer handle created
----------------------------------	----------------------------------

50.6.7 **hal_audio_status_t HAL_AudioTransferSendNonBlocking (hal_audio_handle_t handle, hal_audio_transfer_t * xfer)**

Note

Calling the API returns immediately after transfer initiates. The user can call HAL_AudioTransfer-GetSendCount to poll the transfer status to check whether the transfer is finished. If the return status is kStatus_HAL_AudioIdle, the transfer is finished.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>xfer</i>	pointer to hal_audio_transfer_t structure.

Note

The transmit length(T) is related to fifoWatermark(W), bitWidth(B) and the number of FIFO(F). The relationship between them is: $T = N * (F - W) * B$ (N is integer).

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully start the data transmission.
<i>kStatus_HAL_AudioBusy</i>	Previous transmission still not finished.
<i>kStatus_HAL_AudioError</i>	An error occurred.

50.6.8 `hal_audio_status_t HAL_AudioTransferReceiveNonBlocking (hal_audio_handle_t handle, hal_audio_transfer_t * xfer)`

Note

Calling the API returns immediately after transfer initiates. The user can call `HAL_AudioTransfer-GetReceiveCount` to poll the transfer status to check whether the transfer is finished. If the return status is `kStatus_HAL_AudioIdle`, the transfer is finished.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>xfer</i>	pointer to <code>hal_audio_transfer_t</code> structure.

Note

The receive length(R) is related to `fifoWatermark(W)`, `bitWidth(B)` and the number of FIFO(F). The relationship between them is: $R = N * W * B$ (N is integer).

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully start the data transmission.
<i>kStatus_HAL_AudioBusy</i>	Previous transmission still not finished.
<i>kStatus_HAL_AudioError</i>	An error occurred.

50.6.9 `hal_audio_status_t HAL_AudioTransferAbortSend (hal_audio_handle_t handle)`

Note

This API can be called at any time when a DMA non-blocking transfer initiates to abort the transfer early.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
---------------	---

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully abort the transfer.
----------------------------------	----------------------------------

50.6.10 **hal_audio_status_t HAL_AudioTransferAbortReceive (hal_audio_handle_t *handle*)**

Note

This API can be called at any time when a DMA non-blocking transfer initiates to abort the transfer early.

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
---------------	---

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully abort the transfer.
----------------------------------	----------------------------------

50.6.11 **hal_audio_status_t HAL_AudioTransferGetSendCount (hal_audio_handle_t *handle*, size_t * *count*)**

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>count</i>	Number of bytes sent so far by the non-blocking transaction.

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully return the count.
<i>kStatus_HAL_AudioIdle</i>	Previous transmission has been finished.
<i>kStatus_HAL_AudioError</i>	An error occurred.

50.6.12 **hal_audio_status_t HAL_AudioTransferGetReceiveCount (hal_audio_handle_t *handle*, size_t * *count*)**

Parameters

<i>handle</i>	audio handle pointer, this should be a static variable.
<i>count</i>	Number of bytes received so far by the non-blocking transaction.

Return values

<i>kStatus_HAL_Audio-Success</i>	Successfully return the count.
<i>kStatus_HAL_AudioIdle</i>	Previous transmission has been finished.
<i>kStatus_HAL_AudioError</i>	An error occurred.

Chapter 51

Button

51.1 Overview

Data Structures

- struct `_button_callback_message_struct`
The callback message struct of button. [More...](#)
- struct `_button_gpio_config`
The button gpio config structure. [More...](#)
- struct `_button_config`
The button config structure. [More...](#)

Macros

- #define `BUTTON_EVENT_ONECLICK_ENABLE` (1)
Definition of feature 'one click' enable macro.
- #define `BUTTON_EVENT_DOUBLECLICK_ENABLE` (1)
Definition of feature 'double click' enable macro.
- #define `BUTTON_EVENT_SHORTPRESS_ENABLE` (1)
Definition of feature 'short press' enable macro.
- #define `BUTTON_EVENT_LONGPRESS_ENABLE` (1)
Definition of feature 'long press' enable macro.
- #define `BUTTON_ALL_ENTER_EXIT_LOWPPOWER_HANDLE` ((uint32_t *)0xffffffffU) /* MISRA C-2012 Rule 11.6 */
Definition of all buttons enter/exit lowpower handle macro.
- #define `BUTTON_HANDLE_SIZE` (16U + 24U)
Definition of button handle size as HAL_GPIO_HANDLE_SIZE + button dedicated size.
- #define `BUTTON_HANDLE_DEFINE`(name) uint32_t name[(((BUTTON_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]
Defines the button handle.
- #define `BUTTON_HANDLE_ARRAY_DEFINE`(name, count) uint32_t name[count][(((BUTTON_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]
Defines the button handle array.
- #define `BUTTON_TIMER_INTERVAL` (25U)
Definition of button timer interval, unit is ms.
- #define `BUTTON_SHORT_PRESS_THRESHOLD` (200U)
Definition of button short press threshold, unit is ms.
- #define `BUTTON_LONG_PRESS_THRESHOLD` (500U)
Definition of button long press threshold, unit is ms.
- #define `BUTTON_DOUBLE_CLICK_THRESHOLD` (200U)
Definition of button double click threshold, unit is ms.
- #define `BUTTON_USE_COMMON_TASK` (0U)
Definition to determine whether use common task.
- #define `BUTTON_TASK_PRIORITY` (7U)
Definition of button task priority.

- #define `BUTTON_TASK_STACK_SIZE` (1000U)
Definition of button task stack size.
- #define `BUTTON_EVENT_BUTTON` (1U)
Definition of button event.

Typedefs

- typedef void * `button_handle_t`
The handle of button.
- typedef enum `_button_status` `button_status_t`
The status type of button.
- typedef enum `_button_event` `button_event_t`
The event type of button.
- typedef struct
`_button_callback_message_struct` `button_callback_message_t`
The callback message struct of button.
- typedef `button_status_t`(* `button_callback_t`)(void *buttonHandle, `button_callback_message_t` *message, void *callbackParam)
The callback function of button.
- typedef struct `_button_gpio_config` `button_gpio_config_t`
The button gpio config structure.
- typedef struct `_button_config` `button_config_t`
The button config structure.

Enumerations

- enum `_button_status` {
`kStatus_BUTTON_Success` = `kStatus_Success`,
`kStatus_BUTTON_Error` = `MAKE_STATUS(kStatusGroup_BUTTON, 1)`,
`kStatus_BUTTON_LackSource` = `MAKE_STATUS(kStatusGroup_BUTTON, 2)` }
The status type of button.
- enum `_button_event` {
`kBUTTON_EventOneClick` = `0x01U`,
`kBUTTON_EventDoubleClick`,
`kBUTTON_EventShortPress`,
`kBUTTON_EventLongPress`,
`kBUTTON_EventError` }
The event type of button.

Functions

- `button_status_t` `BUTTON_Deinit` (`button_handle_t` buttonHandle)
Deinitializes a button instance.
- `button_status_t` `BUTTON_GetInput` (`button_handle_t` buttonHandle, uint8_t *pinState)
Get button pin input.
- `button_status_t` `BUTTON_WakeUpSetting` (`button_handle_t` buttonHandle, uint8_t enable)
Enables or disables the button wake-up feature.
- `button_status_t` `BUTTON_EnterLowpower` (`button_handle_t` buttonHandle)
Prepares to enter low power consumption.

- `button_status_t` `BUTTON_ExitLowpower` (`button_handle_t` `buttonHandle`)
Restores from low power consumption.

Initialization

- `button_status_t` `BUTTON_Init` (`button_handle_t` `buttonHandle`, `button_config_t` `*buttonConfig`)
Initializes a button with the button handle and the user configuration structure.

Install callback

- `button_status_t` `BUTTON_InstallCallback` (`button_handle_t` `buttonHandle`, `button_callback_t` `callback`, `void` `*callbackParam`)
Installs a callback and callback parameter.

51.2 Data Structure Documentation

51.2.1 `struct _button_callback_message_struct`

51.2.2 `struct _button_gpio_config`

Data Fields

- `hal_gpio_direction_t` `direction`
GPIO Pin direction (0 - In, 1 - Out)
- `uint8_t` `pinStateDefault`
GPIO Pin voltage when button is not pressed (0 - low level, 1 - high level)
- `uint8_t` `port`
GPIO Port.
- `uint8_t` `pin`
GPIO Pin.

51.2.3 `struct _button_config`

51.3 Macro Definition Documentation

51.3.1 **#define** BUTTON_EVENT_ONECLICK_ENABLE (1)

51.3.2 **#define** BUTTON_EVENT_DOUBLECLICK_ENABLE (1)

51.3.3 **#define** BUTTON_EVENT_SHORTPRESS_ENABLE (1)

51.3.4 **#define** BUTTON_EVENT_LONGPRESS_ENABLE (1)

51.3.5 **#define** BUTTON_ALL_ENTER_EXIT_LOWPOWER_HANDLE ((uint32_t *)0xffffffffU) /* MISRA C-2012 Rule 11.6 */

51.3.6 **#define** BUTTON_HANDLE_SIZE (16U + 24U)

51.3.7 **#define** BUTTON_HANDLE_DEFINE(*name*) uint32_t
name[(((BUTTON_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]

This macro is used to define a 4 byte aligned button handle. Then use "(button_handle_t)name" to get the button handle.

The macro should be global and could be optional. You could also define button handle by yourself.

This is an example,

```
* BUTTON_HANDLE_DEFINE(buttonHandle);
*
```

Parameters

<i>name</i>	The name string of the button handle.
-------------	---------------------------------------

51.3.8 **#define** BUTTON_HANDLE_ARRAY_DEFINE(*name*, *count*) uint32_t
name[count][(((BUTTON_HANDLE_SIZE + sizeof(uint32_t) - 1U) /
sizeof(uint32_t)))]

This macro is used to define a 4 byte aligned button handle array. Then use "(button_handle_t)name[0]" to get the first button handle.

The macro should be global and could be optional. You could also define these button handle by yourself.

This is an example,

```
* BUTTON_HANDLE_DEFINE(buttonHandleArray, 1);
*
```

Parameters

<i>name</i>	The name string of the button handle array.
<i>count</i>	The amount of button handle.

51.3.9 #define BUTTON_TIMER_INTERVAL (25U)

51.3.10 #define BUTTON_SHORT_PRESS_THRESHOLD (200U)

51.3.11 #define BUTTON_LONG_PRESS_THRESHOLD (500U)

51.3.12 #define BUTTON_DOUBLE_CLICK_THRESHOLD (200U)

51.3.13 #define BUTTON_USE_COMMON_TASK (0U)

51.3.14 #define BUTTON_TASK_PRIORITY (7U)

51.3.15 #define BUTTON_TASK_STACK_SIZE (1000U)

51.3.16 #define BUTTON_EVENT_BUTTON (1U)

51.4 Enumeration Type Documentation

51.4.1 enum _button_status

Enumerator

kStatus_BUTTON_Success Success.
kStatus_BUTTON_Error Failed.
kStatus_BUTTON_LackSource Lack of sources.

51.4.2 enum _button_event

Enumerator

kBUTTON_EventOneClick One click with short time, the duration of key down and key up is less than [BUTTON_SHORT_PRESS_THRESHOLD](#).
kBUTTON_EventDoubleClick Double click with short time, the duration of key down and key up is less than [BUTTON_SHORT_PRESS_THRESHOLD](#). And the duration of the two button actions does not exceed [BUTTON_DOUBLE_CLICK_THRESHOLD](#).

kBUTTON_EventShortPress Press with short time, the duration of key down and key up is no less than [BUTTON_SHORT_PRESS_THRESHOLD](#) and less than [BUTTON_LONG_PRESS_THRESHOLD](#).

kBUTTON_EventLongPress Press with long time, the duration of key down and key up is no less than [BUTTON_LONG_PRESS_THRESHOLD](#).

kBUTTON_EventError Error event if the button actions cannot be identified.

51.5 Function Documentation

51.5.1 `button_status_t` **BUTTON_Init** (`button_handle_t` *buttonHandle*, `button_config_t` * *buttonConfig*)

This function configures the button with user-defined settings. The user can configure the configuration structure. The parameter *buttonHandle* is a pointer to point to a memory space of size [BUTTON_HANDLE_SIZE](#) allocated by the caller.

Example below shows how to use this API to configure the button. For one button,

```
*  static BUTTON_HANDLE_DEFINE(s_buttonHandle);
*  button_config_t buttonConfig;
*  buttonConfig.gpio.port = 0;
*  buttonConfig.gpio.pin = 1;
*  buttonConfig.gpio.pinStateDefault = 0;
*  BUTTON_Init((button_handle_t)s_buttonHandle, &buttonConfig);
*
```

For multiple buttons,

```
*  static BUTTON_HANDLE_ARRAY_DEFINE(s_buttonArrayHandle, count);
*  button_config_t buttonArrayConfig[count];
*  for(uint8_t i = 0U; i < count; i++)
*  {
*      buttonArrayConfig[i].gpio.port = 0;
*      buttonArrayConfig[i].gpio.pin = 1;
*      buttonArrayConfig[i].gpio.pinStateDefault = 0;
*      BUTTON_Init((button_handle_t)s_buttonArrayHandle[i], &buttonArrayConfig[i]);
*  }
*
```

Parameters

<i>buttonHandle</i>	Pointer to point to a memory space of size BUTTON_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define one handle in the following two ways: BUTTON_HANDLE_DEFINE(buttonHandle) ; or <code>uint32_t buttonHandle[((BUTTON_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]</code> ; You can define multiple handles in the following way: BUTTON_HANDLE_ARRAY_DEFINE(buttonHandleArray, count) ;
<i>buttonConfig</i>	Pointer to user-defined configuration structure.

Returns

Indicates whether initialization was successful or not.

Return values

<i>kStatus_BUTTON_Error</i>	An error occurred.
<i>kStatus_BUTTON_Success</i>	Button initialization succeed.

51.5.2 **button_status_t** BUTTON_InstallCallback (**button_handle_t** *buttonHandle*, **button_callback_t** *callback*, **void *** *callbackParam*)

This function is used to install the callback and callback parameter for button module. Once the button is pressed, the button driver will identify the behavior and notify the upper layer with the button event by the installed callback function. Currently, the Button supports the three types of event, click, double click and long press. Detail information refer to [button_event_t](#).

Parameters

<i>buttonHandle</i>	Button handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Returns

Indicates whether callback install was successful or not.

Return values

<i>kStatus_BUTTON_Success</i>	Successfully install the callback.
-------------------------------	------------------------------------

51.5.3 **button_status_t** BUTTON_Deinit (**button_handle_t** *buttonHandle*)

This function deinitializes the button instance.

Parameters

<i>buttonHandle</i>	button handle pointer.
---------------------	------------------------

Return values

<i>kStatus_BUTTON_- Success</i>	button de-initialization succeed.
-------------------------------------	-----------------------------------

51.5.4 **button_status_t** **BUTTON_GetInput** (**button_handle_t** *buttonHandle*, **uint8_t** * *pinState*)

This function is used for get the button pin input.

Parameters

<i>buttonHandle</i>	button handle pointer.
<i>pinState</i>	a pointer to save the pin state.

Return values

<i>kStatus_BUTTON_Error</i>	An error occurred.
<i>kStatus_BUTTON_- Success</i>	Set successfully.

51.5.5 **button_status_t** **BUTTON_WakeUpSetting** (**button_handle_t** *buttonHandle*, **uint8_t** *enable*)

This function enables or disables the button wake-up feature.

Parameters

<i>buttonHandle</i>	button handle pointer.
<i>enable</i>	enable or disable (0 - disable, 1 - enable).

Return values

<i>kStatus_BUTTON_Error</i>	An error occurred.
<i>kStatus_BUTTON_Success</i>	Set successfully.

51.5.6 `button_status_t` `BUTTON_EnterLowpower (button_handle_t buttonHandle)`

This function is used to prepare to enter low power consumption.

Parameters

<i>buttonHandle</i>	button handle pointer.
---------------------	------------------------

Return values

<i>kStatus_BUTTON_Success</i>	Successful operation.
-------------------------------	-----------------------

51.5.7 `button_status_t` `BUTTON_ExitLowpower (button_handle_t buttonHandle)`

This function is used to restore from low power consumption.

Parameters

<i>buttonHandle</i>	button handle pointer.
---------------------	------------------------

Return values

<i>kStatus_BUTTON_Success</i>	Successful operation.
-------------------------------	-----------------------



Chapter 52

CommonTask

52.1 Overview

Chapter 53

CRC_Adapter

53.1 Overview

Data Structures

- struct `_hal_crc_config`
CRC configuration structure. [More...](#)

Typedefs

- typedef enum `_hal_crc_cfg_refin` `hal_crc_cfg_refin_t`
crcRefIn definitions.
- typedef enum `_hal_crc_cfg_refout` `hal_crc_cfg_refout_t`
crcRefOut definitions.
- typedef enum `_hal_crc_cfg_byteord` `hal_crc_cfg_byteord_t`
crcByteOrder definitions.
- typedef enum `_hal_crc_polynomial` `hal_crc_polynomial_t`
CRC polynomials to use.
- typedef struct `_hal_crc_config` `hal_crc_config_t`
CRC configuration structure.

Enumerations

- enum `_hal_crc_cfg_refin` {
 `KHAL_CrcInputNoRef` = 0U,
 `KHAL_CrcRefInput` = 1U }
crcRefIn definitions.
- enum `_hal_crc_cfg_refout` {
 `KHAL_CrcOutputNoRef` = 0U,
 `KHAL_CrcRefOutput` = 1U }
crcRefOut definitions.
- enum `_hal_crc_cfg_byteord` {
 `KHAL_CrcLSByteFirst` = 0U,
 `KHAL_CrcMSByteFirst` = 1U }
crcByteOrder definitions.
- enum `_hal_crc_polynomial` {
 `KHAL_CrcPolynomial_CRC_8_CCITT` = 0x103,
 `KHAL_CrcPolynomial_CRC_16` = 0x1021,
 `KHAL_CrcPolynomial_CRC_32` = 0x4C11DB7U }
CRC polynomials to use.

CRC

- uint32_t `HAL_CrcCompute` (`hal_crc_config_t` *`crcConfig`, uint8_t *`dataIn`, uint32_t `length`)

Compute CRC function.

53.2 Data Structure Documentation

53.2.1 struct _hal_crc_config

Data Fields

- [hal_crc_cfg_refin_t crcRefIn](#)
CRC reflect input.
- [hal_crc_cfg_refout_t crcRefOut](#)
CRC reflect output.
- [hal_crc_cfg_byteord_t crcByteOrder](#)
CRC byte order.
- [uint32_t crcSeed](#)
CRC Seed value.
- [uint32_t crcPoly](#)
CRC Polynomial value.
- [uint32_t crcXorOut](#)
XOR mask for CRC result (for no mask, should be 0).
- [uint8_t complementChecksum](#)
wether output the complement checksum.
- [uint8_t crcSize](#)
Number of CRC octets, 2 mean use CRC16, 4 mean use CRC32.
- [uint8_t crcStartByte](#)
Start CRC with this byte position.

Field Documentation

(1) [hal_crc_cfg_refin_t _hal_crc_config::crcRefIn](#)

See "hal_crc_cfg_refin_t".

(2) [hal_crc_cfg_refout_t _hal_crc_config::crcRefOut](#)

See "hal_crc_cfg_refout_t".

(3) [hal_crc_cfg_byteord_t _hal_crc_config::crcByteOrder](#)

See "hal_crc_cfg_byteord_t".

(4) [uint32_t _hal_crc_config::crcSeed](#)

Initial value for CRC LFSR.

- (5) `uint32_t_hal_crc_config::crcPoly`
- (6) `uint32_t_hal_crc_config::crcXorOut`
- (7) `uint8_t_hal_crc_config::complementChecksum`
- (8) `uint8_t_hal_crc_config::crcSize`
- (9) `uint8_t_hal_crc_config::crcStartByte`

Byte #0 is the first byte of Sync Address.

53.3 Typedef Documentation

53.3.1 `typedef enum _hal_crc_cfg_refin hal_crc_cfg_refin_t`

53.3.2 `typedef enum _hal_crc_cfg_refout hal_crc_cfg_refout_t`

53.3.3 `typedef enum _hal_crc_cfg_byteord hal_crc_cfg_byteord_t`

53.3.4 `typedef enum _hal_crc_polynomial hal_crc_polynomial_t`

53.3.5 `typedef struct _hal_crc_config hal_crc_config_t`

53.4 Enumeration Type Documentation

53.4.1 `enum _hal_crc_cfg_refin`

Enumerator

KHAL_CrcInputNoRef Do not manipulate input data stream.

KHAL_CrcRefInput Reflect each byte in the input stream bitwise.

53.4.2 `enum _hal_crc_cfg_refout`

Enumerator

KHAL_CrcOutputNoRef Do not manipulate CRC result.

KHAL_CrcRefOutput CRC result is to be reflected bitwise (operated on entire word).

53.4.3 enum _hal_crc_cfg_byteord

Enumerator

KHAL_CrcLSByteFirst Byte order of the CRC LS Byte first.

KHAL_CrcMSByteFirst Bit order of the CRC MS Byte first.

53.4.4 enum _hal_crc_polynomial

Enumerator

KHAL_CrcPolynomial_CRC_8_CCITT $x^8+x^2+x^1+1$

KHAL_CrcPolynomial_CRC_16 $x^{16}+x^{12}+x^5+1$

KHAL_CrcPolynomial_CRC_32 $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2$

53.5 Function Documentation

53.5.1 uint32_t HAL_CrcCompute (hal_crc_config_t * crcConfig, uint8_t * dataIn, uint32_t length)

The function computes the CRC.

```
* config = (hal_crc_config_t) {
*     .crcSize      = 4,
*     .crcStartByte = 0,
*     .crcRefIn     = KHAL_CrcInputNoRef,
*     .crcRefOut    = KHAL_CrcOutputNoRef,
*     .crcByteOrder = KHAL_CrcMSByteFirst,
*     .complementChecksum = true,
*     .crcSeed      = 0xFFFFFFFF,
*     .crcPoly      = KHAL_CrcPolynomial_CRC_32,
*     .crcXorOut    = 0xFFFFFFFF,
* };
*
* res = HAL_CrcCompute(&config, (uint8_t *) pattern, strlen(pattern));
*
```

Note

The settings for compute CRC are taken from the passed CRC_config_t structure.

Parameters

<i>crcConfig</i>	configuration structure.
<i>dataIn</i>	input data buffer.
<i>length</i>	input data buffer size.

Return values

<i>Computed</i>	CRC value.
-----------------	------------

Chapter 54

LED

54.1 Overview

Data Structures

- struct `_led_pin_config`
The pin config struct of LED. [More...](#)
- struct `_led_rgb_config`
The pin config struct of rgb LED. [More...](#)
- struct `_led_monochrome_config`
The pin config struct of monochrome LED. [More...](#)
- struct `_led_config`
The config struct of LED. [More...](#)
- struct `_led_flash_config`
The flash config struct of LED. [More...](#)

Macros

- #define `LED_DIMMING_ENABLEMENT` (0U)
Definition to determine whether enable dimming.
- #define `LED_COLOR_WHEEL_ENABLEMENT` (0U)
Definition to determine whether enable color wheel.
- #define `LED_USE_CONFIGURE_STRUCTURE` (1U)
Definition to determine whether use configure structure.
- #define `LED_HANDLE_SIZE` ((16U * 3U) + 32U)
Definition of LED handle size.
- #define `LED_HANDLE_DEFINE`(name) uint32_t name[((LED_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]
Defines the led handle.
- #define `LED_HANDLE_ARRAY_DEFINE`(name, count) uint32_t name[count][((LED_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]
Defines the led handle array.
- #define `LED_TIMER_INTERVAL` (100U)
Definition of LED timer interval, unit is ms.
- #define `LED_DIMMING_UPDATE_INTERVAL` (100U)
Definition of LED dimming update interval, unit is ms.
- #define `LED_FLASH_CYCLE_FOREVER` (0xFFFFFFFFU)
Definition of LED flash cycle forever.
- #define `LED_BLIP_INTERVAL` (250U)
Definition of LED blip interval, unit is ms.
- #define `LED_MAKE_COLOR`(r, g, b) (((led_color_t) (((led_color_t)b) << 16) | (((led_color_t)g) << 8) | ((led_color_t)r)))
Definition to set LED color.

Typedefs

- typedef void * [led_handle_t](#)
The handle of LED.
- typedef enum [_led_status](#) [led_status_t](#)
The status type of LED.
- typedef enum [_led_flash_type](#) [led_flash_type_t](#)
The flash type of LED.
- typedef uint32_t [led_color_t](#)
The color struct of LED.
- typedef struct [_led_pin_config](#) [led_pin_config_t](#)
The pin config struct of LED.
- typedef struct [_led_rgb_config](#) [led_rgb_config_t](#)
The pin config struct of rgb LED.
- typedef struct [_led_monochrome_config](#) [led_monochrome_config_t](#)
The pin config struct of monochrome LED.
- typedef enum [_led_type](#) [led_type_t](#)
The type of LED.
- typedef struct [_led_config](#) [led_config_t](#)
The config struct of LED.
- typedef struct [_led_flash_config](#) [led_flash_config_t](#)
The flash config struct of LED.

Enumerations

- enum [_led_status](#) {
[kStatus_LED_Success](#) = kStatus_Success,
[kStatus_LED_Error](#) = MAKE_STATUS(kStatusGroup_LED, 1),
[kStatus_LED_InvalidParameter](#) = MAKE_STATUS(kStatusGroup_LED, 2) }
The status type of LED.
- enum [_led_flash_type](#) { [kLED_FlashOneColor](#) = 0x00U }
The flash type of LED.
- enum [_led_color](#) {
[kLED_Black](#) = LED_MAKE_COLOR(0, 0, 0),
[kLED_Red](#) = LED_MAKE_COLOR(255, 0, 0),
[kLED_Green](#) = LED_MAKE_COLOR(0, 255, 0),
[kLED_Yellow](#) = LED_MAKE_COLOR(255, 255, 0),
[kLED_Blue](#) = LED_MAKE_COLOR(0, 0, 255),
[kLED_Pink](#) = LED_MAKE_COLOR(255, 0, 255),
[kLED_Aquamarine](#) = LED_MAKE_COLOR(0, 255, 255),
[kLED_White](#) = LED_MAKE_COLOR(255, 255, 255) }
The color type of LED.
- enum [_led_type](#) {
[kLED_TypeRgb](#) = 0x01U,
[kLED_TypeMonochrome](#) = 0x02U }
The type of LED.

Functions

- `led_status_t LED_Init (led_handle_t ledHandle, const led_config_t *ledConfig)`
Initializes a LED with the LED handle and the user configuration structure.
- `led_status_t LED_Deinit (led_handle_t ledHandle)`
Deinitializes a LED instance.
- `led_status_t LED_SetColor (led_handle_t ledHandle, led_color_t ledRgbColor)`
Sets the LED color.
- `led_status_t LED_TurnOnOff (led_handle_t ledHandle, uint8_t turnOnOff)`
Turns on or off the LED.
- `led_status_t LED_Blip (led_handle_t ledHandle)`
Blips the LED.
- `led_status_t LED_Flash (led_handle_t ledHandle, led_flash_config_t *ledFlash)`
Flashes the LED.
- `led_status_t LED_Dimming (led_handle_t ledHandle, uint16_t dimmingPeriod, uint8_t increasement)`
Adjusts the brightness of the LED.
- `led_status_t LED_EnterLowpower (led_handle_t ledHandle)`
Prepares to enter low power consumption.
- `led_status_t LED_ExitLowpower (led_handle_t ledHandle)`
Restores from low power consumption.

54.2 Data Structure Documentation

54.2.1 struct _led_pin_config

Data Fields

- `uint8_t dimmingEnable`
dimming enable, 0 - disable, 1 - enable
- `uint32_t sourceClock`
The clock source of the PWM module.
- `uint8_t instance`
PWM instance of the pin.
- `uint8_t channel`
PWM channel of the pin.
- `uint8_t pinStateDefault`
The Pin voltage when LED is off (0 - low level, 1 - high level)

54.2.2 struct _led_rgb_config

Data Fields

- `led_pin_config_t redPin`
Red pin setting.
- `led_pin_config_t greenPin`
Green pin setting.
- `led_pin_config_t bluePin`
Blue pin setting.

54.2.3 struct _led_monochrome_config

Data Fields

- [led_pin_config_t monochromePin](#)
Monochrome pin setting.

54.2.4 struct _led_config

54.2.5 struct _led_flash_config

Data Fields

- [uint32_t times](#)
Flash times, LED_FLASH_CYCLE_FOREVER for forever.
- [uint16_t period](#)
Flash period, unit is ms.
- [led_flash_type_t flashType](#)
Flash type, one color or color wheel.
- [uint8_t duty](#)
*Duty of the LED on for one period (duration = duty * period / 100).*

Field Documentation

(1) [led_flash_type_t _led_flash_config::flashType](#)

Refer to [led_flash_type_t](#)

(2) [uint8_t _led_flash_config::duty](#)

54.3 Macro Definition Documentation

54.3.1 #define LED_DIMMING_ENABLEMENT (0U)

Enable or disable the dimming feature

54.3.2 #define LED_COLOR_WHEEL_ENABLEMENT (0U)

Enable or disable the color wheel feature

54.3.3 #define LED_USE_CONFIGURE_STRUCTURE (1U)

Enable or disable the configure structure pointer

54.3.4 #define LED_HANDLE_SIZE ((16U * 3U) + 32U)**54.3.5 #define LED_HANDLE_DEFINE(*name*) uint32_t name[(((LED_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]**

This macro is used to define a 4 byte aligned led handle. Then use "(led_handle_t)name" to get the led handle.

The macro should be global and could be optional. You could also define led handle by yourself.

This is an example,

```
* LED_HANDLE_DEFINE(ledHandle);
*
```

Parameters

<i>name</i>	The name string of the led handle.
-------------	------------------------------------

54.3.6 #define LED_HANDLE_ARRAY_DEFINE(*name*, *count*) uint32_t name[count][(((LED_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]

This macro is used to define a 4 byte aligned led handle array. Then use "(led_handle_t)name[0]" to get the first led handle.

The macro should be global and could be optional. You could also define these led handle by yourself.

This is an example,

```
* LED_HANDLE_ARRAY_DEFINE(ledHandleArray, 1);
*
```

Parameters

<i>name</i>	The name string of the led handle array.
<i>count</i>	The amount of led handle.

54.3.7 **#define LED_TIMER_INTERVAL (100U)**

54.3.8 **#define LED_DIMMING_UPDATE_INTERVAL (100U)**

54.3.9 **#define LED_FLASH_CYCLE_FOREVER (0xFFFFFFFFU)**

54.3.10 **#define LED_BLIP_INTERVAL (250U)**

54.3.11 **#define LED_MAKE_COLOR(r, g, b) ((led_color_t)((((led_color_t)b) << 16) | (((led_color_t)g) << 8) | ((led_color_t)r)))**

54.4 Enumeration Type Documentation

54.4.1 enum _led_status

Enumerator

kStatus_LED_Success Success.

kStatus_LED_Error Failed.

kStatus_LED_InvalidParameter Invalid parameter.

54.4.2 enum _led_flash_type

Enumerator

kLED_FlashOneColor Fast with one color.

54.4.3 enum _led_color

Enumerator

kLED_Black Black.

kLED_Red Red.

kLED_Green Green.

kLED_Yellow Yellow.

kLED_Blue Blue.

kLED_Pink Pink.

kLED_Aquamarine Aquamarine.

kLED_White White.

54.4.4 enum _led_type

Enumerator

kLED_TypeRgb RGB LED.

kLED_TypeMonochrome Monochrome LED.

54.5 Function Documentation

54.5.1 led_status_t LED_Init (led_handle_t ledHandle, const led_config_t * ledConfig)

This function configures the LED with user-defined settings. The user can configure the configuration structure. The parameter ledHandle is a pointer to point to a memory space of size [LED_HANDLE_SIZE](#) allocated by the caller. The LED supports two types LED, RGB and monochrome. Please refer to [led_type_t](#). These two types can be set by using [led_config_t](#). The LED also supports LED dimming mode.

Example below shows how to use this API to configure the LED. For monochrome LED,

```
*  static LED_HANDLE_DEFINE(s_ledMonochromeHandle);
*  led_config_t ledMonochromeConfig;
*  ledMonochromeConfig.type = kLED_TypeMonochrome;
*  ledMonochromeConfig.ledMonochrome.monochromePin.
    dimmingEnable = 0;
*  ledMonochromeConfig.ledMonochrome.monochromePin.gpio.port = 0;
*  ledMonochromeConfig.ledMonochrome.monochromePin.gpio.pin = 1;
*  ledMonochromeConfig.ledMonochrome.monochromePin.gpio.pinStateDefault = 0;
*  LED_Init((led_handle_t)s_ledMonochromeHandle, &ledMonochromeConfig);
*
```

For rgb LED,

```
*  static LED_HANDLE_DEFINE(s_ledRgbHandle);
*  led_config_t ledRgbConfig;
*  ledRgbConfig.type = kLED_TypeRgb;
*  ledRgbConfig.ledRgb.redPin.dimmingEnable = 0;
*  ledRgbConfig.ledRgb.redPin.gpio.port = 0;
*  ledRgbConfig.ledRgb.redPin.gpio.pin = 1;
*  ledRgbConfig.ledRgb.redPin.gpio.pinStateDefault = 0;
*  ledRgbConfig.ledRgb.greenPin.dimmingEnable = 0;
*  ledRgbConfig.ledRgb.greenPin.gpio.port = 0;
*  ledRgbConfig.ledRgb.greenPin.gpio.pin = 2;
*  ledRgbConfig.ledRgb.greenPin.gpio.pinStateDefault = 0;
*  ledRgbConfig.ledRgb.bluePin.dimmingEnable = 0;
*  ledRgbConfig.ledRgb.bluePin.gpio.port = 0;
*  ledRgbConfig.ledRgb.bluePin.gpio.pin = 3;
*  ledRgbConfig.ledRgb.bluePin.gpio.pinStateDefault = 0;
*  LED_Init((led_handle_t)s_ledRgbHandle, &ledRgbConfig);
*
```

For dimming monochrome LED,

```
*  static LED_HANDLE_DEFINE(s_ledMonochromeHandle);
*  led_config_t ledMonochromeConfig;
```

```

* ledMonochromeConfig.type = kLED_TypeMonochrome;
* ledMonochromeConfig.ledMonochrome.monochromePin.
  dimmingEnable = 1;
* ledMonochromeConfig.ledMonochrome.monochromePin.dimming.sourceClock =
  48000000;
* ledMonochromeConfig.ledMonochrome.monochromePin.dimming.instance = 0;
* ledMonochromeConfig.ledMonochrome.monochromePin.dimming.channel = 1;
* ledMonochromeConfig.ledMonochrome.monochromePin.dimming.pinStateDefault = 0;
* LED_Init((led_handle_t)s_ledMonochromeHandle, &ledMonochromeConfig);
*

```

For multiple LEDs,

```

* static LED_HANDLE_ARRAY_DEFINE(s_ledArrayHandle, count);
* led_config_t ledArrayConfig[count];
* for(uint8_t i = 0; i < count; i++ )
* {
*     ledArrayConfig[i].type = kLED_TypeMonochrome;
*     ledArrayConfig[i].ledMonochrome.monochromePin.
  dimmingEnable = 1;
*     ledArrayConfig[i].ledMonochrome.monochromePin.dimming.sourceClock =
  48000000;
*     ledArrayConfig[i].ledMonochrome.monochromePin.dimming.instance = 0;
*     ledArrayConfig[i].ledMonochrome.monochromePin.dimming.channel = 1;
*     ledArrayConfig[i].ledMonochrome.monochromePin.dimming.pinStateDefault = 0
*     ;
*     LED_Init((led_handle_t)s_ledArrayHandle[i], &ledArrayConfig[i]);
* }
*

```

Parameters

<i>ledHandle</i>	Pointer to point to a memory space of size LED_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define one handle in the following two ways: LED_HANDLE_DEFINE(ledHandle) ; or <code>uint32_t ledHandle[((LED_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]</code> ; You can define multiple handles in the following way: LED_HANDLE_ARRAY_DEFINE(ledHandleArray, count) ;
<i>ledConfig</i>	Pointer to user-defined configuration structure. please note, if the <code>LED_USE_CONFIGURE_STRUCTURE</code> is set to 1, then user must use const buffer for <code>ledConfig</code> , LED module will directly use the const buffer.

Return values

<i>kStatus_LED_Error</i>	An error occurred.
<i>kStatus_LED_Success</i>	LED initialization succeed.

54.5.2 led_status_t LED_Deinit (led_handle_t ledHandle)

This function deinitializes the LED instance.

Parameters

<i>ledHandle</i>	LED handle pointer.
------------------	---------------------

Return values

<i>kStatus_LED_Success</i>	LED de-initialization succeed.
----------------------------	--------------------------------

54.5.3 `led_status_t LED_SetColor (led_handle_t ledHandle, led_color_t ledRgbColor)`

This function sets the LED color. The function only supports the RGB LED. The default color is [kLED_White](#). Please refer to [LED_MAKE_COLOR\(r,g,b\)](#).

Parameters

<i>ledHandle</i>	LED handle pointer.
<i>ledRgbColor</i>	LED color.

Return values

<i>kStatus_LED_Error</i>	An error occurred.
<i>kStatus_LED_Success</i>	Color setting succeed.

54.5.4 `led_status_t LED_TurnOnOff (led_handle_t ledHandle, uint8_t turnOnOff)`

This function turns on or off the led.

Parameters

<i>ledHandle</i>	LED handle pointer.
<i>turnOnOff</i>	Setting value, 1 - turns on, 0 - turns off.

Return values

<i>kStatus_LED_Error</i>	An error occurred.
--------------------------	--------------------

<i>kStatus_LED_Success</i>	Successfully turn on or off the LED.
----------------------------	--------------------------------------

54.5.5 led_status_t LED_Blip (led_handle_t *ledHandle*)

This function blips the led.

Parameters

<i>ledHandle</i>	LED handle pointer.
------------------	---------------------

Return values

<i>kStatus_LED_Error</i>	An error occurred.
<i>kStatus_LED_Success</i>	Successfully blip the LED.

54.5.6 led_status_t LED_Flash (led_handle_t *ledHandle*, led_flash_config_t * *ledFlash*)

This function flashes the led. The flash configuration is passed by using [led_flash_config_t](#).

Parameters

<i>ledHandle</i>	LED handle pointer.
<i>ledFlash</i>	LED flash configuration.

Return values

<i>kStatus_LED_Error</i>	An error occurred.
<i>kStatus_LED_Success</i>	Successfully flash the LED.

54.5.7 led_status_t LED_Dimming (led_handle_t *ledHandle*, uint16_t *dimmingPeriod*, uint8_t *increasement*)

This function adjust the brightness of the LED.

Parameters

<i>ledHandle</i>	LED handle pointer.
<i>dimmingPeriod</i>	The duration of the dimming (unit is ms).
<i>increaseament</i>	Brighten or dim (1 - brighten, 0 - dim).

Return values

<i>kStatus_LED_Error</i>	An error occurred.
<i>kStatus_LED_Success</i>	Successfully adjust the brightness of the LED.

54.5.8 led_status_t LED_EnterLowpower (led_handle_t ledHandle)

This function is used to prepare to enter low power consumption.

Parameters

<i>ledHandle</i>	LED handle pointer.
------------------	---------------------

Return values

<i>kStatus_LED_Success</i>	Successful operation.
----------------------------	-----------------------

54.5.9 led_status_t LED_ExitLowpower (led_handle_t ledHandle)

This function is used to restore from low power consumption.

Parameters

<i>ledHandle</i>	LED handle pointer.
------------------	---------------------

Return values

<i>kStatus_LED_Success</i>	Successful operation.
----------------------------	-----------------------

Chapter 55

GenericList

55.1 Overview

Data Structures

- struct `list_label`
The list structure. [More...](#)
- struct `list_element_tag`
The list element. [More...](#)

Macros

- #define `GENERIC_LIST_LIGHT` (1)
Definition to determine whether use list light.
- #define `GENERIC_LIST_DUPLICATED_CHECKING` (0)
Definition to determine whether enable list duplicated checking.

Typedefs

- typedef enum `_list_status` `list_status_t`
The list status.
- typedef struct `list_label` `list_label_t`
The list structure.
- typedef struct `list_element_tag` `list_element_t`
The list element.

Enumerations

- enum `_list_status` {
 `kLIST_Ok` = `kStatus_Success`,
 `kLIST_DuplicateError` = `MAKE_STATUS(kStatusGroup_LIST, 1)`,
 `kLIST_Full` = `MAKE_STATUS(kStatusGroup_LIST, 2)`,
 `kLIST_Empty` = `MAKE_STATUS(kStatusGroup_LIST, 3)`,
 `kLIST_OrphanElement` = `MAKE_STATUS(kStatusGroup_LIST, 4)`,
 `kLIST_NotSupport` = `MAKE_STATUS(kStatusGroup_LIST, 5)` }
The list status.

Functions

- void `LIST_Init` (`list_handle_t` list, `uint32_t` max)
Initialize the list.
- `list_handle_t` `LIST_GetList` (`list_element_handle_t` listElement)
Gets the list that contains the given element.
- `list_status_t` `LIST_AddHead` (`list_handle_t` list, `list_element_handle_t` listElement)

- *Links element to the head of the list.*
[list_status_t LIST_AddTail](#) ([list_handle_t](#) list, [list_element_handle_t](#) listElement)
- *Links element to the tail of the list.*
[list_element_handle_t LIST_RemoveHead](#) ([list_handle_t](#) list)
- *Unlinks element from the head of the list.*
[list_element_handle_t LIST_GetHead](#) ([list_handle_t](#) list)
- *Gets head element handle.*
[list_element_handle_t LIST_GetNext](#) ([list_element_handle_t](#) listElement)
- *Gets next element handle for given element handle.*
[list_element_handle_t LIST_GetPrev](#) ([list_element_handle_t](#) listElement)
- *Gets previous element handle for given element handle.*
[list_status_t LIST_RemoveElement](#) ([list_element_handle_t](#) listElement)
- *Unlinks an element from its list.*
[list_status_t LIST_AddPrevElement](#) ([list_element_handle_t](#) listElement, [list_element_handle_t](#) newElement)
- *Links an element in the previous position relative to a given member of a list.*
[uint32_t LIST_GetSize](#) ([list_handle_t](#) list)
- *Gets the current size of a list.*
[uint32_t LIST_GetAvailableSize](#) ([list_handle_t](#) list)
- *Gets the number of free places in the list.*

55.2 Data Structure Documentation

55.2.1 struct list_label

Data Fields

- struct [list_element_tag](#) * [head](#)
list head
- struct [list_element_tag](#) * [tail](#)
list tail
- [uint32_t](#) [size](#)
list size
- [uint32_t](#) [max](#)
list max number of elements

55.2.2 struct list_element_tag

Data Fields

- struct [list_element_tag](#) * [next](#)
next list element
- struct [list_label](#) * [list](#)
pointer to the list

55.3 Macro Definition Documentation

55.3.1 #define GENERIC_LIST_LIGHT (1)

55.3.2 #define GENERIC_LIST_DUPLICATED_CHECKING (0)

55.4 Enumeration Type Documentation

55.4.1 enum _list_status

Enumerator

kLIST_Ok Success.
kLIST_DuplicateError Duplicate Error.
kLIST_Full FULL.
kLIST_Empty Empty.
kLIST_OrphanElement Orphan Element.
kLIST_NotSupport Not Support.

55.5 Function Documentation

55.5.1 void LIST_Init (list_handle_t list, uint32_t max)

This function initialize the list.

Parameters

<i>list</i>	- List handle to initialize.
<i>max</i>	- Maximum number of elements in list. 0 for unlimited.

55.5.2 list_handle_t LIST_GetList (list_element_handle_t listElement)

Parameters

<i>listElement</i>	- Handle of the element.
--------------------	--------------------------

Return values

<i>NULL</i>	if element is orphan, Handle of the list the element is inserted into.
-------------	--

55.5.3 list_status_t LIST_AddHead (list_handle_t list, list_element_handle_t listElement)

Parameters

<i>list</i>	- Handle of the list.
<i>listElement</i>	- Handle of the element.

Return values

<i>kLIST_Full</i>	if list is full, kLIST_Ok if insertion was successful.
-------------------	--

55.5.4 **list_status_t LIST_AddTail (list_handle_t *list*, list_element_handle_t *listElement*)**

Parameters

<i>list</i>	- Handle of the list.
<i>listElement</i>	- Handle of the element.

Return values

<i>kLIST_Full</i>	if list is full, kLIST_Ok if insertion was successful.
-------------------	--

55.5.5 **list_element_handle_t LIST_RemoveHead (list_handle_t *list*)**

Parameters

<i>list</i>	- Handle of the list.
-------------	-----------------------

Return values

<i>NULL</i>	if list is empty, handle of removed element(pointer) if removal was successful.
-------------	---

55.5.6 **list_element_handle_t LIST_GetHead (list_handle_t *list*)**

Parameters

<i>list</i>	- Handle of the list.
-------------	-----------------------

Return values

<i>NULL</i>	if list is empty, handle of removed element(pointer) if removal was successful.
-------------	---

55.5.7 list_element_handle_t LIST_GetNext (list_element_handle_t *listElement*)

Parameters

<i>listElement</i>	- Handle of the element.
--------------------	--------------------------

Return values

<i>NULL</i>	if list is empty, handle of removed element(pointer) if removal was successful.
-------------	---

55.5.8 list_element_handle_t LIST_GetPrev (list_element_handle_t *listElement*)

Parameters

<i>listElement</i>	- Handle of the element.
--------------------	--------------------------

Return values

<i>NULL</i>	if list is empty, handle of removed element(pointer) if removal was successful.
-------------	---

55.5.9 list_status_t LIST_RemoveElement (list_element_handle_t *listElement*)

Parameters

<i>listElement</i>	- Handle of the element.
--------------------	--------------------------

Return values

<i>kLIST_OrphanElement</i>	if element is not part of any list.
<i>kLIST_Ok</i>	if removal was successful.

55.5.10 list_status_t LIST_AddPrevElement (list_element_handle_t listElement, list_element_handle_t newElement)

Parameters

<i>listElement</i>	- Handle of the element.
<i>newElement</i>	- New element to insert before the given member.

Return values

<i>kLIST_OrphanElement</i>	if element is not part of any list.
<i>kLIST_Ok</i>	if removal was successful.

55.5.11 uint32_t LIST_GetSize (list_handle_t list)

Parameters

<i>list</i>	- Handle of the list.
-------------	-----------------------

Return values

<i>Current</i>	size of the list.
----------------	-------------------

55.5.12 uint32_t LIST_GetAvailableSize (list_handle_t list)

Parameters

<i>list</i>	- Handle of the list.
-------------	-----------------------

Return values

<i>Available</i>	size of the list.
------------------	-------------------

Chapter 56

Os_abstraction_thread

Copyright 2020 NXP All rights reserved.

56.1 Overview

SPDX-License-Identifier: BSD-3-Clause

Macros

- #define `OSA_TASK_HANDLE_SIZE` (`sizeof(TX_THREAD)` + `sizeof(list_element_t)`)
OSA task handle size.
- #define `OSA_EVENT_HANDLE_SIZE` (`sizeof(TX_EVENT_FLAGS_GROUP)` + `sizeof(uint8_t)`)
OSA event handle size.
- #define `OSA_SEM_HANDLE_SIZE` `sizeof(TX_SEMAPHORE)`
OSA semaphore handle size.
- #define `OSA_MUTEX_HANDLE_SIZE` `sizeof(TX_MUTEX)`
OSA mutex handle size.
- #define `OSA_MSGQ_HANDLE_SIZE` `sizeof(TX_QUEUE)`
OSA queue handle size.
- #define `OSA_TIMER_HANDLE_SIZE` `sizeof(TX_TIMER)`
OSA timer handle size.
- #define `PRIORITY_OSA_TO_THREAD`(`osa_prio`) (`((UINT)TX_MAX_PRIORITIES - (osa_prio) - 2U`)
To provide unified task priority for upper layer, OSA layer makes conversion.

56.2 Macro Definition Documentation

56.2.1 #define OSA_TASK_HANDLE_SIZE (sizeof(TX_THREAD) + sizeof(list_element_t))

56.2.2 #define OSA_EVENT_HANDLE_SIZE (sizeof(TX_EVENT_FLAGS_GROUP) + sizeof(uint8_t))

56.2.3 #define OSA_SEM_HANDLE_SIZE sizeof(TX_SEMAPHORE)

56.2.4 #define OSA_MUTEX_HANDLE_SIZE sizeof(TX_MUTEX)

56.2.5 #define OSA_MSGQ_HANDLE_SIZE sizeof(TX_QUEUE)

56.2.6 #define OSA_TIMER_HANDLE_SIZE sizeof(TX_TIMER)

Chapter 57

Panic

57.1 Overview

Data Structures

- struct `_panic_data`
panic data structure. [More...](#)

Macros

- #define `PANIC_ENABLE_LOG` (0)

Typedefs

- typedef uint32_t `panic_id_t`
- typedef struct `_panic_data` `panic_data_t`
panic data structure.

Functions

- void `panic` (`panic_id_t` id, uint32_t location, uint32_t extra1, uint32_t extra2)

57.2 Data Structure Documentation

57.2.1 struct `_panic_data`

57.3 Macro Definition Documentation

57.3.1 #define `PANIC_ENABLE_LOG` (0)

Public macros

57.4 Typedef Documentation

57.4.1 typedef uint32_t `panic_id_t`

Include

Public type definitions `panic_id_t`.

57.5 Function Documentation

57.5.1 void panic (panic_id_t *id*, uint32_t *location*, uint32_t *extra1*, uint32_t *extra2*)

Public prototypes

Panic function.

Parameters

<i>id</i>	Panic ID
<i>location</i>	location address where the Panic occurred
<i>extra1</i>	extra1 parameter to be stored in Panic structure.
<i>extra2</i>	extra2 parameter to be stored in Panic structure

Return values

<i>No</i>	return vaule.
-----------	---------------

Chapter 58

Timer_Adapter

58.1 Overview

Data Structures

- struct `_hal_timer_config`
HAL timer configuration structure for HAL timer setting. [More...](#)

Macros

- #define `HAL_TIMER_HANDLE_SIZE` (20U)
Definition of timer adapter handle size.
- #define `TIMER_HANDLE_DEFINE`(name) uint32_t name[(((HAL_TIMER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)))]
Defines the timer handle.

Typedefs

- typedef void(* `hal_timer_callback_t`)(void *param)
The timer adapter component.
- typedef enum `_hal_timer_status` `hal_timer_status_t`
HAL timer status.
- typedef struct `_hal_timer_config` `hal_timer_config_t`
HAL timer configuration structure for HAL timer setting.
- typedef void * `hal_timer_handle_t`
HAL timer handle.

Enumerations

- enum `_hal_timer_status` {
 `kStatus_HAL_TimerSuccess` = `kStatus_Success`,
 `kStatus_HAL_TimerNotSupport` = `MAKE_STATUS(kStatusGroup_HAL_TIMER, 1)`,
 `kStatus_HAL_TimerIsUsed` = `MAKE_STATUS(kStatusGroup_HAL_TIMER, 2)`,
 `kStatus_HAL_TimerInvalid` = `MAKE_STATUS(kStatusGroup_HAL_TIMER, 3)`,
 `kStatus_HAL_TimerOutOfRanger` = `MAKE_STATUS(kStatusGroup_HAL_TIMER, 4)` }
HAL timer status.

Functions

- `hal_timer_status_t` `HAL_TimerInit` (`hal_timer_handle_t` halTimerHandle, `hal_timer_config_t` *halTimerConfig)
Initializes the timer adapter module for a timer basic operation.
- void `HAL_TimerDeinit` (`hal_timer_handle_t` halTimerHandle)
DeInitialize the timer adapter module.

- void [HAL_TimerEnable](#) ([hal_timer_handle_t](#) halTimerHandle)
Enable the timer adapter module.
- void [HAL_TimerDisable](#) ([hal_timer_handle_t](#) halTimerHandle)
Disable the timer adapter module.
- void [HAL_TimerInstallCallback](#) ([hal_timer_handle_t](#) halTimerHandle, [hal_timer_callback_t](#) callback, void *callbackParam)
Install the timer adapter module callback function.
- uint32_t [HAL_TimerGetCurrentTimerCount](#) ([hal_timer_handle_t](#) halTimerHandle)
Get the timer count of the timer adapter.
- [hal_timer_status_t](#) [HAL_TimerUpdateTimeout](#) ([hal_timer_handle_t](#) halTimerHandle, uint32_t timeout)
Update the timeout of the timer adapter to generate timeout interrupt.
- uint32_t [HAL_TimerGetMaxTimeout](#) ([hal_timer_handle_t](#) halTimerHandle)
Get maximum Timer timeout.
- void [HAL_TimerExitLowpower](#) ([hal_timer_handle_t](#) halTimerHandle)
Timer adapter power up function.
- void [HAL_TimerEnterLowpower](#) ([hal_timer_handle_t](#) halTimerHandle)
Timer adapter power down function.

58.2 Data Structure Documentation

58.2.1 struct [_hal_timer_config](#)

Data Fields

- uint32_t [timeout](#)
Timeout of the timer, should use microseconds, for example: if set timeout to 1000, mean 1000 microseconds interval would generate timer timeout interrupt.
- uint32_t [srcClock_Hz](#)
Source clock of the timer.
- uint8_t [instance](#)
Hardware timer module instance, for example: if you want use FTM0, then the instance is configured to 0, if you want use FTM2 hardware timer, then configure the instance to 2, detail information please refer to the SOC corresponding RM. Invalid instance value will cause initialization failure.
- uint8_t [clockSrcSelect](#)
Select clock source.

Field Documentation

(1) [uint8_t _hal_timer_config::instance](#)

(2) [uint8_t _hal_timer_config::clockSrcSelect](#)

It is for timer clock select, if the lptmr does not want to use the default clock source

58.3 Macro Definition Documentation

58.3.1 #define HAL_TIMER_HANDLE_SIZE (20U)

58.3.2 #define TIMER_HANDLE_DEFINE(*name*) uint32_t name[((HAL_TIMER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]

This macro is used to define a 4 byte aligned timer handle. Then use "(hal_timer_handle_t)name" to get the timer handle.

The macro should be global and could be optional. You could also define timer handle by yourself.

This is an example,

```
* TIMER_HANDLE_DEFINE(timerHandle);
*
```

Parameters

<i>name</i>	The name string of the timer handle.
-------------	--------------------------------------

58.4 Typedef Documentation

58.4.1 typedef void(* hal_timer_callback_t)(void *param)

The timer adapter is built based on the timer SDK driver provided by the NXP MCUXpresso SDK. The timer adapter could provide high accuracy timer for user. Since callback function would be handled in ISR, and timer clock use high accuracy clock, user can get accuracy millisecond timer.

The timer adapter would be used with different HW timer modules like FTM, PIT, LPTMR. But at the same time, only one HW timer module could be used. On different platforms, different HW timer module would be used. For the platforms which have multiple HW timer modules, one HW timer module would be selected as the default, but it is easy to change the default HW timer module to another. Just two steps to switch the HW timer module: 1.Remove the default HW timer module source file from the project 2.Add the expected HW timer module source file to the project. For example, in platform FRDM-K64F, there are two HW timer modules available, FTM and PIT. FTM is used as the default HW timer, so ftm_adapter.c and timer.h is included in the project by default. If PIT is expected to be used as the HW timer, ftm_adapter.c need to be removed from the project and pit_adapter.c should be included in the project

HAL timer callback function.

58.4.2 typedef enum _hal_timer_status hal_timer_status_t

58.4.3 typedef struct _hal_timer_config hal_timer_config_t

58.4.4 typedef void* hal_timer_handle_t

58.5 Enumeration Type Documentation

58.5.1 enum _hal_timer_status

Enumerator

kStatus_HAL_TimerSuccess Success.
kStatus_HAL_TimerNotSupport Not Support.
kStatus_HAL_TimerIsUsed timer is used
kStatus_HAL_TimerInvalid timer is invalid
kStatus_HAL_TimerOutOfRanger timer is Out Of Ranger

58.6 Function Documentation

58.6.1 hal_timer_status_t HAL_TimerInit (hal_timer_handle_t halTimerHandle, hal_timer_config_t * halTimerConfig)

Note

This API should be called at the beginning of the application using the timer adapter. For Initializes timer adapter,

```
*  TIMER_HANDLE_DEFINE(halTimerHandle);
*  hal_timer_config_t halTimerConfig;
*  halTimerConfig.timeout = 1000;
*  halTimerConfig.srcClock_Hz = BOARD_GetTimeSrcClock();
*  halTimerConfig.instance = 0;
*  HAL_TimerInit((hal_timer_handle_t)halTimerHandle, &halTimerConfig);
*
```

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle, the handle buffer with size HAL_TIMER_HANDLE_SIZE should be allocated at upper level. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: TIMER_HANDLE_DEFINE(halTimerHandle) ; or <code>uint32_t halTimerHandle[((HAL_TIMER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
------------------------	---

<i>halTimerConfig</i>	A pointer to the HAL timer configuration structure
-----------------------	--

Return values

<i>kStatus_HAL_Timer-Success</i>	The timer adapter module initialization succeed.
<i>kStatus_HAL_TimerOut-OfRanger</i>	The timer adapter instance out of ranger.

58.6.2 void HAL_TimerDeinit (hal_timer_handle_t halTimerHandle)

Note

This API should be called when not using the timer adapter anymore.

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
------------------------	--------------------------

58.6.3 void HAL_TimerEnable (hal_timer_handle_t halTimerHandle)

Note

This API should be called when enable the timer adapter.

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
------------------------	--------------------------

58.6.4 void HAL_TimerDisable (hal_timer_handle_t halTimerHandle)

Note

This API should be called when disable the timer adapter.

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
------------------------	--------------------------

58.6.5 void HAL_TimerInstallCallback (hal_timer_handle_t *halTimerHandle*, hal_timer_callback_t *callback*, void * *callbackParam*)

Note

This API should be called when to install callback function for the timer. Since callback function would be handled in ISR, and timer clock use high accuracy clock, user can get accuracy millisecond timer.

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
<i>callback</i>	The installed callback function by upper layer
<i>callbackParam</i>	The callback function parameter

58.6.6 uint32_t HAL_TimerGetCurrentTimerCount (hal_timer_handle_t *halTimerHandle*)

Note

This API should be return the real-time timer counting value in a range from 0 to a timer period, and return microseconds.

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
------------------------	--------------------------

Return values

<i>the</i>	real-time timer counting value and return microseconds.
------------	---

58.6.7 `hal_timer_status_t HAL_TimerUpdateTimeout (hal_timer_handle_t halTimerHandle, uint32_t timeout)`

Note

This API should be called when need set the timeout of the timer interrupt..

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
<i>timeout</i>	Timeout time, should be used microseconds.

Return values

<i>kStatus_HAL_Timer-Success</i>	The timer adapter module update timeout succeed.
<i>kStatus_HAL_TimerOut-OfRanger</i>	The timer adapter set the timeout out of ranger.

58.6.8 `uint32_t HAL_TimerGetMaxTimeout (hal_timer_handle_t halTimerHandle)`

Note

This API should to get maximum Timer timeout value to avoid overflow

Parameters

<i>halTimer-Handle</i>	HAL timer adapter handle
------------------------	--------------------------

Return values

<i>get</i>	the real-time timer maximum timeout value and return microseconds.
------------	--

58.6.9 void HAL_TimerExitLowpower (hal_timer_handle_t halTimerHandle)

Note

This API should be called by low power module when system exit from sleep mode.

Parameters

<i>halTimer- Handle</i>	HAL timer adapter handle
-----------------------------	--------------------------

58.6.10 void HAL_TimerEnterLowpower (hal_timer_handle_t halTimerHandle)

Note

This API should be called by low power module before system enter into sleep mode.

Parameters

<i>halTimer- Handle</i>	HAL timer adapter handle
-----------------------------	--------------------------

Chapter 59

Timer_Manager

59.1 Overview

Data Structures

- struct `_timer_config`
Timer config. [More...](#)

Macros

- #define `TM_COMMON_TASK_ENABLE` (0)
The timer manager component.
- #define `TIMER_HANDLE_SIZE` (32U)
Definition of timer manager handle size.
- #define `TIMER_MANAGER_HANDLE_DEFINE`(name) uint32_t name[(`TIMER_HANDLE_SIZE` + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the timer manager handle.
- #define `kTimerModeSingleShot` 0x01U
Timer modes.
- #define `kTimerModeIntervalTimer` 0x02U
- #define `kTimerModeSetMinuteTimer` 0x04U
- #define `kTimerModeSetSecondTimer` 0x08U
- #define `kTimerModeLowPowerTimer` 0x10U
- #define `kTimerModeSetMicrosTimer` 0x20U

Typedefs

- typedef enum `_timer_status` `timer_status_t`
Timer status.
- typedef struct `_timer_config` `timer_config_t`
Timer config.

Enumerations

- enum `_timer_status` {
`kStatus_TimerSuccess` = `kStatus_Success`,
`kStatus_TimerInvalidId` = `MAKE_STATUS(kStatusGroup_TIMERMANAGER, 1)`,
`kStatus_TimerNotSupport` = `MAKE_STATUS(kStatusGroup_TIMERMANAGER, 2)`,
`kStatus_TimerOutOfRange` = `MAKE_STATUS(kStatusGroup_TIMERMANAGER, 3)`,
`kStatus_TimerError` = `MAKE_STATUS(kStatusGroup_TIMERMANAGER, 4)` }
Timer status.

Functions

- `timer_status_t` `TM_Init` (`timer_config_t` *timerConfig)

- Initializes timer manager module with the user configuration structure.*

 - void **TM_Deinit** (void)
Deinitialize timer manager module.
 - void **TM_ExitLowpower** (void)
Power up timer manager module.
 - void **TM_EnterLowpower** (void)
Power down timer manager module.
 - void **TM_EnterTickless** (timer_handle_t timerHandle, uint64_t timerTimeout)
Programs a timer needed for RTOS tickless low power period.
 - void **TM_ExitTickless** (timer_handle_t timerHandle)
Resyncs timer manager resources after tickless low power period.
 - **timer_status_t TM_Open** (timer_handle_t timerHandle)
Open a timer with user handle.
 - **timer_status_t TM_Close** (timer_handle_t timerHandle)
Close a timer with user handle.
 - **timer_status_t TM_InstallCallback** (timer_handle_t timerHandle, timer_callback_t callback, void *callbackParam)
Install a specified timer callback.
 - **timer_status_t TM_Start** (timer_handle_t timerHandle, uint8_t timerType, uint32_t timerTimeout)
Start a specified timer.
 - **timer_status_t TM_Stop** (timer_handle_t timerHandle)
Stop a specified timer.
 - uint8_t **TM_IsTimerActive** (timer_handle_t timerHandle)
Check if a specified timer is active.
 - uint8_t **TM_IsTimerReady** (timer_handle_t timerHandle)
Check if a specified timer is ready.
 - uint32_t **TM_GetRemainingTime** (timer_handle_t timerHandle)
Returns the remaining time until timeout.
 - uint32_t **TM_GetFirstExpireTime** (uint8_t timerType)
Get the first expire time of timer.
 - timer_handle_t **TM_GetFirstTimerWithParam** (void *param)
Returns the handle of the timer of the first allocated timer that has the specified parameter.
 - uint8_t **TM_AreAllTimersOff** (void)
Check if all timers except the LP timers are OFF.
 - uint32_t **TM_NotCountedTimeBeforeSleep** (void)
Returns not counted time before system entering in sleep, This function is called by Low Power module.
 - void **TM_SyncLpmTimers** (uint32_t sleepDurationTmrUs)
Sync low power timer in sleep mode, This function is called by Low Power module;.
 - void **TM_MakeTimerTaskReady** (void)
Make timer task ready after wakeup from lowpower mode, This function is called by Low Power module;.
 - uint64_t **TM_GetTimestamp** (void)
Get a time-stamp value.

59.2 Data Structure Documentation

59.2.1 struct_timer_config

Data Fields

- uint32_t **srcClock_Hz**

- `uint8_t instance`
Hardware timer module instance, for example: if you want use FTM0, then the instance is configured to 0, if you want use FTM2 hardware timer, then configure the instance to 2, detail information please refer to the SOC corresponding RM.
- `uint8_t clockSrcSelect`
Select clock source.

Field Documentation

(1) `uint32_t _timer_config::srcClock_Hz`

The timer source clock frequency.

(2) `uint8_t _timer_config::instance`

Invalid instance value will cause initialization failure.

(3) `uint8_t _timer_config::clockSrcSelect`

It is timer clock select, if the lptmr does not to use the default clock source

59.3 Macro Definition Documentation

59.3.1 `#define TM_COMMON_TASK_ENABLE (0)`

The timer manager is built based on the timer adapter component provided by the NXP MCUXpresso SDK. It could provide bellow features: shall support SingleShot, repeater, one minute timer, one second timer and low power mode shall support timer open ,close, start and stop operation, and support callback function install And provide 1ms accuracy timers

The timer manager would be used with different HW timer modules like FTM, PIT, LPTMR. But at the same time, only one HW timer module could be used. On different platforms, different HW timer module would be used. For the platforms which have multiple HW timer modules, one HW timer module would be selected as the default, but it is easy to change the default HW timer module to another. Just two steps to switch the HW timer module: 1.Remove the default HW timer module source file from the project 2.Add the expected HW timer module source file to the project. For example, in platform FRDM-K64F, there are two HW timer modules available, FTM and PIT. FTM is used as the default HW timer, so `ftm_adapter.c` and `timer.h` is included in the project by default. If PIT is expected to be used as the HW timer, `ftm_adapter.c` need to be removed from the project and `pit_adapter.c` should be included in the project

59.3.2 #define TIMER_HANDLE_SIZE (32U)**59.3.3 #define TIMER_MANAGER_HANDLE_DEFINE(*name*) uint32_t
name[(TIMER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]**

This macro is used to define a 4 byte aligned timer manager handle. Then use "(eeprom_handle_t)name" to get the timer manager handle.

The macro should be global and could be optional. You could also define timer manager handle by yourself.

This is an example,

```
* TIMER_MANAGER_HANDLE_DEFINE(timerManagerHandle);
*
```

Parameters

<i>name</i>	The name string of the timer manager handle.
-------------	--

59.3.4 #define kTimerModeSingleShot 0x01U

The timer will expire only once.

59.3.5 #define kTimerModeIntervalTimer 0x02U

The timer will restart each time it expires.

59.3.6 #define kTimerModeSetMinuteTimer 0x04U

The timer will one minute timer.

59.3.7 #define kTimerModeSetSecondTimer 0x08U

The timer will one second timer.

59.3.8 #define kTimerModeLowPowerTimer 0x10U

The timer will low power mode timer.

59.3.9 #define kTimerModeSetMicrosTimer 0x20U

The timer will low power mode timer with microsecond unit.

59.4 Enumeration Type Documentation

59.4.1 enum _timer_status

Enumerator

kStatus_TimerSuccess Success.
kStatus_TimerInvalidId Invalid Id.
kStatus_TimerNotSupport Not Support.
kStatus_TimerOutOfRange Out Of Range.
kStatus_TimerError Fail.

59.5 Function Documentation

59.5.1 timer_status_t TM_Init (timer_config_t * timerConfig)

For Initializes timer manager,

```
* timer_config_t timerConfig;
* timerConfig.instance = 0;
* timerConfig.srcClock_Hz = BOARD_GetTimerSrcClock();
* TM_Init(&timerConfig);
*
```

Parameters

<i>timerConfig</i>	Pointer to user-defined timer configuration structure.
--------------------	--

Return values

<i>kStatus_TimerSuccess</i>	Timer manager initialization succeed.
<i>kStatus_TimerError</i>	An error occurred.

59.5.2 void TM_EnterTickless (timer_handle_t timerHandle, uint64_t timerTimeout)

Starts a timer and sync all timer manager resources before programming HW timer module. Everything is done by bypassing the timer manager task as this function is usually called under masked interrupts (no context switch).

Parameters

<i>timerHandle</i>	the handle of the timer
<i>timerTimeout</i>	The timer timeout in microseconds unit

59.5.3 void TM_ExitTickless (timer_handle_t timerHandle)

Makes sure to stop the tickless timer and resync all existing timers. Everything is done by bypassing the timer manager task as this function is usually called under masked interrupts (no context switch).

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

59.5.4 timer_status_t TM_Open (timer_handle_t timerHandle)

Parameters

<i>timerHandle</i>	Pointer to a memory space of size TIMER_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: TIMER_MANAGER_HANDLE_DEFINE(timerHandle) ; or <code>uint32_t timerHandle[((TIMER_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
--------------------	--

Return values

<i>kStatus_TimerSuccess</i>	Timer open succeed.
<i>kStatus_TimerError</i>	An error occurred.

59.5.5 timer_status_t TM_Close (timer_handle_t timerHandle)

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

Return values

<i>kStatus_TimerSuccess</i>	Timer close succeed.
<i>kStatus_TimerError</i>	An error occurred.

59.5.6 `timer_status_t TM_InstallCallback (timer_handle_t timerHandle, timer_callback_t callback, void * callbackParam)`

Note

Application need call the function to install specified timer callback before start a timer .

Parameters

<i>timerHandle</i>	the handle of the timer
<i>callback</i>	callback function
<i>callbackParam</i>	parameter to callback function

Return values

<i>kStatus_TimerSuccess</i>	Timer install callback succeed.
-----------------------------	---------------------------------

59.5.7 `timer_status_t TM_Start (timer_handle_t timerHandle, uint8_t timerType, uint32_t timerTimeout)`

[TM_Start\(\)](#) starts a specified timer that was previously opened using the [TM_Open\(\)](#) API function. The function is a non-blocking API, the function will return at once. And the callback function that was previously installed by using the [TM_InstallCallback\(\)](#) API function will be called if timer is expired.

Parameters

<i>timerHandle</i>	the handle of the timer
<i>timerType</i>	The mode of the timer, for example: kTimerModeSingleShot for the timer will expire only once, kTimerModeIntervalTimer, the timer will restart each time it expires. If low power mode is used at the same time. It should be set like this: kTimerModeSingleShot kTimerModeLowPowerTimer. kTimerModeSetMicrosTimer is microsecond unit, and please note the timer Manager can't make sure the high resolution accuracy than 1ms with kTimerModeSetMicrosTimer support, for example if timer manager use 32K OSC timer as clock source, actually the precision of timer is about 31us.
<i>timerTimeout</i>	The timer timeout in milliseconds unit for kTimerModeSingleShot, kTimerModeIntervalTimer and kTimerModeLowPowerTimer, if kTimerModeSetMinuteTimer timeout for minutes unit, if kTimerModeSetSecondTimer the timeout for seconds unit. the timeout is in microseconds if kTimerModeSetMicrosTimer is used.

Return values

<i>kStatus_TimerSuccess</i>	Timer start succeed.
<i>kStatus_TimerError</i>	An error occurred.

59.5.8 timer_status_t TM_Stop (timer_handle_t timerHandle)

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

Return values

<i>kStatus_TimerSuccess</i>	Timer stop succeed.
<i>kStatus_TimerError</i>	An error occurred.

59.5.9 uint8_t TM_IsTimerActive (timer_handle_t timerHandle)

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

Return values

<i>return</i>	1 if timer is active, return 0 if timer is not active.
---------------	--

59.5.10 uint8_t TM_IsTimerReady (timer_handle_t *timerHandle*)

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

Return values

<i>return</i>	1 if timer is ready, return 0 if timer is not ready.
---------------	--

59.5.11 uint32_t TM_GetRemainingTime (timer_handle_t *timerHandle*)

Parameters

<i>timerHandle</i>	the handle of the timer
--------------------	-------------------------

Return values

<i>remaining</i>	time in microseconds until first timer timeouts.
------------------	--

59.5.12 uint32_t TM_GetFirstExpireTime (uint8_t *timerType*)

Parameters

<i>timerType</i>	The mode of the timer, for example: kTimerModeSingleShot for the timer will expire only once, kTimerModeIntervalTimer, the timer will restart each time it expires.
------------------	---

Return values

<i>return</i>	the first expire time of all timer.
---------------	-------------------------------------

59.5.13 timer_handle_t TM_GetFirstTimerWithParam (void * *param*)

Parameters

<i>param</i>	specified parameter of timer
--------------	------------------------------

Return values

<i>return</i>	the handle of the timer if success.
---------------	-------------------------------------

59.5.14 uint8_t TM_AreAllTimersOff (void)

Return values

<i>return</i>	1 there are no active non-low power timers, 0 otherwise.
---------------	--

59.5.15 uint32_t TM_NotCountedTimeBeforeSleep (void)

Return values

<i>return</i>	microseconds that wasn't counted before entering in sleep.
---------------	--

59.5.16 void TM_SyncLpmTimers (uint32_t *sleepDurationTmrUs*)

Parameters

<i>sleepDuration-TmrUs</i>	sleep duration in microseconds unit
----------------------------	-------------------------------------

59.5.17 void TM_MakeTimerTaskReady (void)

59.5.18 uint64_t TM_GetTimestamp (void)

Chapter 60

UART_Adapter

60.1 Overview

Data Structures

- struct `_hal_uart_config`
UART configuration structure. [More...](#)
- struct `_hal_uart_transfer`
UART transfer structure. [More...](#)

Macros

- #define `UART_ADAPTER_NON_BLOCKING_MODE` (1U)
Enable or disable UART adapter non-blocking mode (1 - enable, 0 - disable)
- #define `HAL_UART_ADAPTER_FIFO` (1U)
Enable or disable uart hardware FIFO mode (1 - enable, 0 - disable)
- #define `HAL_UART_DMA_INIT_ENABLE` (1U)
Enable or disable uart DMA adapter int mode (1 - enable, 0 - disable)
- #define `HAL_UART_DMA_IDLELINE_TIMEOUT` (1U)
Definition of uart dma adapter software idleline detection timeout value in ms.
- #define `HAL_UART_HANDLE_SIZE` (92U + HAL_UART_ADAPTER_LOWPOWER * 16U + HAL_UART_DMA_ENABLE * 4U)
Definition of uart adapter handle size.
- #define `UART_HANDLE_DEFINE`(name) uint32_t name[((HAL_UART_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]
Definition of uart dma adapter handle size.
- #define `HAL_UART_TRANSFER_MODE` (0U)
Whether enable transactional function of the UART.

Typedefs

- typedef void * `hal_uart_handle_t`
The handle of uart adapter.
- typedef void * `hal_uart_dma_handle_t`
The handle of uart dma adapter.
- typedef enum `_hal_uart_status` `hal_uart_status_t`
UART status.
- typedef enum `_hal_uart_parity_mode` `hal_uart_parity_mode_t`
UART parity mode.
- typedef enum `_hal_uart_stop_bit_count` `hal_uart_stop_bit_count_t`
UART stop bit count.
- typedef struct `_hal_uart_config` `hal_uart_config_t`
UART configuration structure.

- typedef void(* [hal_uart_transfer_callback_t](#))(hal_uart_handle_t handle, [hal_uart_status_t](#) status, void *callbackParam)
UART transfer callback function.
- typedef struct [_hal_uart_transfer](#) [hal_uart_transfer_t](#)
UART transfer structure.

Enumerations

- enum [_hal_uart_status](#) {
[kStatus_HAL_UartSuccess](#) = [kStatus_Success](#),
[kStatus_HAL_UartTxBusy](#) = [MAKE_STATUS\(kStatusGroup_HAL_UART, 1\)](#),
[kStatus_HAL_UartRxBusy](#) = [MAKE_STATUS\(kStatusGroup_HAL_UART, 2\)](#),
[kStatus_HAL_UartTxIdle](#) = [MAKE_STATUS\(kStatusGroup_HAL_UART, 3\)](#),
[kStatus_HAL_UartRxIdle](#) = [MAKE_STATUS\(kStatusGroup_HAL_UART, 4\)](#),
[kStatus_HAL_UartBaudrateNotSupport](#),
[kStatus_HAL_UartProtocolError](#),
[kStatus_HAL_UartError](#) = [MAKE_STATUS\(kStatusGroup_HAL_UART, 7\)](#) }
UART status.
- enum [_hal_uart_parity_mode](#) {
[kHAL_UartParityDisabled](#) = 0x0U,
[kHAL_UartParityEven](#) = 0x2U,
[kHAL_UartParityOdd](#) = 0x3U }
UART parity mode.
- enum [_hal_uart_stop_bit_count](#) {
[kHAL_UartOneStopBit](#) = 0U,
[kHAL_UartTwoStopBit](#) = 1U }
UART stop bit count.

Functions

- [hal_uart_status_t](#) [HAL_UartEnterLowpower](#) ([hal_uart_handle_t](#) handle)
Prepares to enter low power consumption.
- [hal_uart_status_t](#) [HAL_UartExitLowpower](#) ([hal_uart_handle_t](#) handle)
Restores from low power consumption.
- void [HAL_UartIsrFunction](#) ([hal_uart_handle_t](#) handle)
UART IRQ handle function.

Initialization and deinitialization

- [hal_uart_status_t](#) [HAL_UartInit](#) ([hal_uart_handle_t](#) handle, const [hal_uart_config_t](#) *uart_config)
Initializes a UART instance with the UART handle and the user configuration structure.
- [hal_uart_status_t](#) [HAL_UartDeinit](#) ([hal_uart_handle_t](#) handle)
Deinitializes a UART instance.

Blocking bus Operations

- [hal_uart_status_t](#) [HAL_UartReceiveBlocking](#) ([hal_uart_handle_t](#) handle, uint8_t *data, size_t length)

- Reads RX data register using a blocking method.*

 - [hal_uart_status_t HAL_UartSendBlocking](#) ([hal_uart_handle_t](#) handle, `const uint8_t *data`, `size_t length`)

Writes to the TX register using a blocking method.

Functional API with non-blocking mode.

Note

The functional API and the transactional API cannot be used at the same time. The macro [HAL_UART_TRANSFER_MODE](#) is used to set which one will be used. If [HAL_UART_TRANSFER_MODE](#) is zero, the functional API with non-blocking mode will be used. Otherwise, transactional API will be used.

- [hal_uart_status_t HAL_UartInstallCallback](#) ([hal_uart_handle_t](#) handle, [hal_uart_transfer_callback_t](#) callback, `void *callbackParam`)

Installs a callback and callback parameter.
 - [hal_uart_status_t HAL_UartReceiveNonBlocking](#) ([hal_uart_handle_t](#) handle, `uint8_t *data`, `size_t length`)

Receives a buffer of data using an interrupt method.
 - [hal_uart_status_t HAL_UartSendNonBlocking](#) ([hal_uart_handle_t](#) handle, `uint8_t *data`, `size_t length`)

Transmits a buffer of data using the interrupt method.
 - [hal_uart_status_t HAL_UartGetReceiveCount](#) ([hal_uart_handle_t](#) handle, `uint32_t *reCount`)

Gets the number of bytes that have been received.
 - [hal_uart_status_t HAL_UartGetSendCount](#) ([hal_uart_handle_t](#) handle, `uint32_t *seCount`)

Gets the number of bytes written to the UART TX register.
 - [hal_uart_status_t HAL_UartAbortReceive](#) ([hal_uart_handle_t](#) handle)

Aborts the interrupt-driven data receiving.
 - [hal_uart_status_t HAL_UartAbortSend](#) ([hal_uart_handle_t](#) handle)

Aborts the interrupt-driven data sending.

60.2 Data Structure Documentation

60.2.1 struct_hal_uart_config

Data Fields

- [uint32_t srcClock_Hz](#)

Source clock.
 - [uint32_t baudRate_Bps](#)

Baud rate.
 - [hal_uart_parity_mode_t parityMode](#)

Parity mode, disabled (default), even, odd.
 - [hal_uart_stop_bit_count_t stopBitCount](#)

Number of stop bits, 1 stop bit (default) or 2 stop bits.
 - [uint8_t enableRx](#)

Enable RX.
 - [uint8_t enableTx](#)

- `uint8_t enableRxRTS`
Enable TX.
- `uint8_t enableTxCTS`
Enable RX RTS.
- `uint8_t instance`
Enable TX CTS.
- `uint8_t instance`
Instance (0 - UART0, 1 - UART1, ...), detail information please refer to the SOC corresponding RM.

Field Documentation

(1) `uint8_t_hal_uart_config::instance`

Invalid instance value will cause initialization failure.

60.2.2 struct _hal_uart_transfer

Data Fields

- `uint8_t * data`
The buffer of data to be transfer.
- `size_t dataSize`
The byte count to be transfer.

Field Documentation

(1) `uint8_t*_hal_uart_transfer::data`

(2) `size_t_hal_uart_transfer::dataSize`

60.3 Macro Definition Documentation

60.3.1 `#define HAL_UART_DMA_IDLELINE_TIMEOUT (1U)`

60.3.2 `#define HAL_UART_HANDLE_SIZE (92U + HAL_UART_ADAPTER_LOWPOWER * 16U + HAL_UART_DMA_ENABLE * 4U)`

60.3.3 `#define UART_HANDLE_DEFINE(name) uint32_t name[((HAL_UART_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))]`

Defines the uart handle

This macro is used to define a 4 byte aligned uart handle. Then use "(hal_uart_handle_t)name" to get the uart handle.

The macro should be global and could be optional. You could also define uart handle by yourself.

This is an example,

```
* UART_HANDLE_DEFINE (uartHandle);
*
```

Parameters

<i>name</i>	The name string of the uart handle.
-------------	-------------------------------------

60.3.4 #define HAL_UART_TRANSFER_MODE (0U)

(0 - disable, 1 - enable)

60.4 Typedef Documentation

60.4.1 typedef void* hal_uart_handle_t

60.4.2 typedef void* hal_uart_dma_handle_t

60.4.3 typedef enum _hal_uart_parity_mode hal_uart_parity_mode_t

60.4.4 typedef enum _hal_uart_stop_bit_count hal_uart_stop_bit_count_t

60.4.5 typedef struct _hal_uart_config hal_uart_config_t

60.4.6 typedef void(* hal_uart_transfer_callback_t)(hal_uart_handle_t handle, hal_uart_status_t status, void *callbackParam)

60.4.7 typedef struct _hal_uart_transfer hal_uart_transfer_t

60.5 Enumeration Type Documentation

60.5.1 enum _hal_uart_status

Enumerator

kStatus_HAL_UartSuccess Successfully.

kStatus_HAL_UartTxBusy TX busy.

kStatus_HAL_UartRxBusy RX busy.

kStatus_HAL_UartTxIdle HAL UART transmitter is idle.

kStatus_HAL_UartRxIdle HAL UART receiver is idle.

kStatus_HAL_UartBaudrateNotSupport Baudrate is not support in current clock source.

kStatus_HAL_UartProtocolError Error occurs for Noise, Framing, Parity, etc. For transactional transfer, The up layer needs to abort the transfer and then starts again

kStatus_HAL_UartError Error occurs on HAL UART.

60.5.2 enum _hal_uart_parity_mode

Enumerator

kHAL_UartParityDisabled Parity disabled.
kHAL_UartParityEven Parity even enabled.
kHAL_UartParityOdd Parity odd enabled.

60.5.3 enum _hal_uart_stop_bit_count

Enumerator

kHAL_UartOneStopBit One stop bit.
kHAL_UartTwoStopBit Two stop bits.

60.6 Function Documentation

60.6.1 hal_uart_status_t HAL_UartInit (hal_uart_handle_t handle, const hal_uart_config_t * uart_config)

This function configures the UART module with user-defined settings. The user can configure the configuration structure. The parameter handle is a pointer to point to a memory space of size [HAL_UART_HANDLE_SIZE](#) allocated by the caller. Example below shows how to use this API to configure the UART.

```
*  UART_HANDLE_DEFINE(g_UartHandle);
*  hal_uart_config_t config;
*  config.srcClock_Hz = 48000000;
*  config.baudRate_Bps = 115200U;
*  config.parityMode = kHAL_UartParityDisabled;
*  config.stopBitCount = kHAL_UartOneStopBit;
*  config.enableRx = 1;
*  config.enableTx = 1;
*  config.enableRxRTS = 0;
*  config.enableTxCTS = 0;
*  config.instance = 0;
*  HAL_UartInit((hal_uart_handle_t)g_UartHandle, &config);
*
```

Parameters

<i>handle</i>	Pointer to point to a memory space of size HAL_UART_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: UART_HANDLE_DEFINE(handle) ; or <code>uint32_t handle[((HAL_UART_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>uart_config</i>	Pointer to user-defined configuration structure.

Return values

<i>kStatus_HAL_Uart-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_HAL_Uart-Success</i>	UART initialization succeed

60.6.2 `hal_uart_status_t HAL_UartDeinit (hal_uart_handle_t handle)`

This function waits for TX complete, disables TX and RX, and disables the UART clock.

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Return values

<i>kStatus_HAL_Uart-Success</i>	UART de-initialization succeed
---------------------------------	--------------------------------

60.6.3 `hal_uart_status_t HAL_UartReceiveBlocking (hal_uart_handle_t handle, uint8_t * data, size_t length)`

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the RX register.

Note

The function [HAL_UartReceiveBlocking](#) and the function [HAL_UartTransferReceiveNonBlocking](#) cannot be used at the same time. And, the function [HAL_UartTransferAbortReceive](#) cannot be used to abort the transmission of this function.

Parameters

<i>handle</i>	UART handle pointer.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_HAL_UartError</i>	An error occurred while receiving data.
<i>kStatus_HAL_UartParity-Error</i>	A parity error occurred while receiving data.
<i>kStatus_HAL_Uart-Success</i>	Successfully received all data.

60.6.4 `hal_uart_status_t HAL_UartSendBlocking (hal_uart_handle_t handle, const uint8_t * data, size_t length)`

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Note

The function [HAL_UartSendBlocking](#) and the function `HAL_UartTransferSendNonBlocking` cannot be used at the same time. And, the function `HAL_UartTransferAbortSend` cannot be used to abort the transmission of this function.

Parameters

<i>handle</i>	UART handle pointer.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_HAL_Uart-Success</i>	Successfully sent all data.
---------------------------------	-----------------------------

60.6.5 `hal_uart_status_t HAL_UartInstallCallback (hal_uart_handle_t handle, hal_uart_transfer_callback_t callback, void * callbackParam)`

This function is used to install the callback and callback parameter for UART module. When non-blocking sending or receiving finished, the adapter will notify the upper layer by the installed callback function. And the status is also passed as status parameter when the callback is called.

Parameters

<i>handle</i>	UART handle pointer.
<i>callback</i>	The callback function.
<i>callbackParam</i>	The parameter of the callback function.

Return values

<i>kStatus_HAL_Uart-Success</i>	Successfully install the callback.
---------------------------------	------------------------------------

60.6.6 `hal_uart_status_t HAL_UartReceiveNonBlocking (hal_uart_handle_t handle, uint8_t * data, size_t length)`

This function receives data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be received. The receive request is saved by the UART adapter. When the new data arrives, the receive request is serviced first. When all data is received, the UART adapter notifies the upper layer through a callback function and passes the status parameter [kStatus_HAL_UartRxIdle](#).

Note

The function [HAL_UartReceiveBlocking](#) and the function [HAL_UartReceiveNonBlocking](#) cannot be used at the same time.

Parameters

<i>handle</i>	UART handle pointer.
<i>data</i>	Start address of the data to write.

<i>length</i>	Size of the data to write.
---------------	----------------------------

Return values

<i>kStatus_HAL_Uart-Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_HAL_UartRx-Busy</i>	Previous receive request is not finished.
<i>kStatus_HAL_UartError</i>	An error occurred.

60.6.7 `hal_uart_status_t HAL_UartSendNonBlocking (hal_uart_handle_t handle, uint8_t * data, size_t length)`

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the ISR, the UART driver calls the callback function and passes the [kStatus_HAL_UartTxIdle](#) as status parameter.

Note

The function [HAL_UartSendBlocking](#) and the function [HAL_UartSendNonBlocking](#) cannot be used at the same time.

Parameters

<i>handle</i>	UART handle pointer.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

Return values

<i>kStatus_HAL_Uart-Success</i>	Successfully start the data transmission.
<i>kStatus_HAL_UartTx-Busy</i>	Previous transmission still not finished; data not all written to TX register yet.

<i>kStatus_HAL_UartError</i>	An error occurred.
------------------------------	--------------------

60.6.8 **hal_uart_status_t HAL_UartGetReceiveCount (hal_uart_handle_t *handle*, uint32_t * *reCount*)**

This function gets the number of bytes that have been received.

Parameters

<i>handle</i>	UART handle pointer.
<i>reCount</i>	Receive bytes count.

Return values

<i>kStatus_HAL_UartError</i>	An error occurred.
<i>kStatus_Success</i>	Get successfully through the parameter count.

60.6.9 **hal_uart_status_t HAL_UartGetSendCount (hal_uart_handle_t *handle*, uint32_t * *seCount*)**

This function gets the number of bytes written to the UART TX register by using the interrupt method.

Parameters

<i>handle</i>	UART handle pointer.
<i>seCount</i>	Send bytes count.

Return values

<i>kStatus_HAL_UartError</i>	An error occurred.
<i>kStatus_Success</i>	Get successfully through the parameter count.

60.6.10 **hal_uart_status_t HAL_UartAbortReceive (hal_uart_handle_t *handle*)**

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to know how many bytes are not received yet.

Note

The function [HAL_UartAbortReceive](#) cannot be used to abort the transmission of the function [HAL_UartReceiveBlocking](#).

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Return values

<i>kStatus_Success</i>	Get successfully abort the receiving.
------------------------	---------------------------------------

60.6.11 `hal_uart_status_t HAL_UartAbortSend (hal_uart_handle_t handle)`

This function aborts the interrupt-driven data sending. The user can get the remainBytes to find out how many bytes are not sent out.

Note

The function [HAL_UartAbortSend](#) cannot be used to abort the transmission of the function [HAL_UartSendBlocking](#).

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Return values

<i>kStatus_Success</i>	Get successfully abort the sending.
------------------------	-------------------------------------

60.6.12 `hal_uart_status_t HAL_UartEnterLowpower (hal_uart_handle_t handle)`

This function is used to prepare to enter low power consumption.

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Return values

<i>kStatus_HAL_Uart-Success</i>	Successful operation.
<i>kStatus_HAL_UartError</i>	An error occurred.

60.6.13 **hal_uart_status_t HAL_UartExitLowpower (hal_uart_handle_t *handle*)**

This function is used to restore from low power consumption.

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Return values

<i>kStatus_HAL_Uart-Success</i>	Successful operation.
<i>kStatus_HAL_UartError</i>	An error occurred.

60.6.14 **void HAL_UartIsrFunction (hal_uart_handle_t *handle*)**

This function handles the UART transmit and receive IRQ request.

Parameters

<i>handle</i>	UART handle pointer.
---------------	----------------------

Chapter 61

Ft6x06

61.1 Overview

Data Structures

- struct `_touch_point`
Touch point information. More...
- struct `_ft6x06_handle`
FT6X06 driver handle. More...

Macros

- #define `FT6X06_I2C_ADDRESS` (0x38)
FT6X06 I2C address.
- #define `FT6X06_MAX_TOUCHES` (2U)
FT6X06 maximum number of simultaneously detected touches.
- #define `F6X06_TOUCH_DATA_SUBADDR` (1)
FT6X06 register address where touch data begin.
- #define `FT6X06_TOUCH_DATA_LEN` (2 + (`FT6X06_MAX_TOUCHES`)*6)
FT6X06 raw touch data length.

Typedefs

- typedef enum `_touch_event` `touch_event_t`
Touch event.
- typedef struct `_touch_point` `touch_point_t`
Touch point information.
- typedef struct `_ft6x06_handle` `ft6x06_handle_t`
FT6X06 driver handle.

Enumerations

- enum `_touch_event` {
 `kTouch_Down` = 0,
 `kTouch_Up` = 1,
 `kTouch_Contact` = 2,
 `kTouch_Reserved` = 3 }
Touch event.

Functions

- `status_t FT6X06_Init` (`ft6x06_handle_t` *handle, `ARM_DRIVER_I2C` *i2c_driver)
Initialize the driver.
- `status_t FT6X06_Denit` (`ft6x06_handle_t` *handle)

- *De-initialize the driver.*
- void `FT6X06_EventHandler` (`ft6x06_handle_t` *handle, `uint32_t` i2c_event)
- *Event Handler.*
- `status_t` `FT6X06_GetSingleTouch` (`ft6x06_handle_t` *handle, `touch_event_t` *touch_event, `int` *touch_x, `int` *touch_y)
- *Get single touch point coordinate.*
- `status_t` `FT6X06_GetMultiTouch` (`ft6x06_handle_t` *handle, `int` *touch_count, `touch_point_t` touch_array[`FT6X06_MAX_TOUCHES`])
- *Get multiple touch points coordinate.*

61.2 Data Structure Documentation

61.2.1 struct _touch_point

Data Fields

- `touch_event_t` `TOUCH_EVENT`
Indicates the state or event of the touch point.
- `uint8_t` `TOUCH_ID`
Id of the touch point.
- `uint16_t` `TOUCH_X`
X coordinate of the touch point.
- `uint16_t` `TOUCH_Y`
Y coordinate of the touch point.

Field Documentation

(1) `touch_event_t _touch_point::TOUCH_EVENT`

(2) `uint8_t _touch_point::TOUCH_ID`

This numeric value stays constant between down and up event.

61.2.2 struct _ft6x06_handle

61.3 Macro Definition Documentation

61.3.1 `#define FT6X06_I2C_ADDRESS (0x38)`

61.3.2 `#define FT6X06_MAX_TOUCHES (2U)`

61.3.3 `#define FT6X06_TOUCH_DATA_SUBADDR (1)`

61.3.4 `#define FT6X06_TOUCH_DATA_LEN (2 + (FT6X06_MAX_TOUCHES)*6)`

61.4 Typedef Documentation

61.4.1 typedef enum `_touch_event` `touch_event_t`

61.4.2 typedef struct `_touch_point` `touch_point_t`

61.4.3 typedef struct `_ft6x06_handle` `ft6x06_handle_t`

61.5 Enumeration Type Documentation

61.5.1 enum `_touch_event`

Enumerator

kTouch_Down The state changed to touched.

kTouch_Up The state changed to not touched.

kTouch_Contact There is a continuous touch being detected.

kTouch_Reserved No touch information available.

61.6 Function Documentation

61.6.1 `status_t FT6X06_Init (ft6x06_handle_t * handle, ARM_DRIVER_I2C * i2c_driver)`

This function power on the touch controller, releases the touch controller reset. After calling this function, the touch controller is ready to work.

Parameters

in	<i>handle</i>	Pointer to the driver.
in	<i>i2c_driver</i>	Pointer to the CMSIS I2C driver used by FT6X06.

Returns

Returns [kStatus_Success](#) if initialize success, otherwise return error code.

61.6.2 `status_t FT6X06_Denit (ft6x06_handle_t * handle)`

After this function, the touch controller is powered off.

Parameters

in	<i>handle</i>	Pointer to the driver.
----	---------------	------------------------

Returns

Returns [kStatus_Success](#) if success, otherwise return error code.

61.6.3 void FT6X06_EventHandler (ft6x06_handle_t * *handle*, uint32_t *i2c_event*)

Called in CMSIS I2C event handler to notify the event.

Parameters

in	<i>handle</i>	Pointer to the driver.
in	<i>i2c_event</i>	The event passed by CMSIS I2C signal function ARM_I2C_Signal-Event_t

61.6.4 status_t FT6X06_GetSingleTouch (ft6x06_handle_t * *handle*, touch_event_t * *touch_event*, int * *touch_x*, int * *touch_y*)

Get one touch point coordinate.

Parameters

in	<i>handle</i>	Pointer to the driver.
out	<i>touch_event</i>	Touch Event.
out	<i>touch_x</i>	X coordinate of the touch point.
out	<i>touch_y</i>	Y coordinate of the touch point.

Returns

Returns [kStatus_Success](#) if success, otherwise return error code.

61.6.5 status_t FT6X06_GetMultiTouch (ft6x06_handle_t * *handle*, int * *touch_count*, touch_point_t *touch_array*[FT6X06_MAX_TOUCHES])

When this function returns successfully, the `touch_count` shows how many valid touch points there are in the `touch_array`.

Parameters

in	<i>handle</i>	Pointer to the driver.
out	<i>touch_count</i>	The actual touch point number.
out	<i>touch_array</i>	Array of touch points coordinate.

Returns

Returns [kStatus_Success](#) if success, otherwise return error code.



Chapter 62

Ili9341

62.1 Overview

Chapter 63

MemManager

63.1 Overview

Data Structures

- struct `_mem_config`
Memory user config. [More...](#)

Macros

- #define `MinimalHeapSize_c` (uint32_t)4
Provide Minimal heap size for application to execute correctly.
- #define `gMemManagerLight` (1)
Configures the memory manager light enable.
- #define `MEM_MANAGER_ENABLE_TRACE` (0)
Configures the memory manager trace debug enable.
- #define `MEM_MANAGER_PRE_CONFIGURE` (1)
Configures the memory manager pre configure.
- #define `MEM_BLOCK_DATA_BUFFER_DEFINE`(name, numberOfBlocks, blockSize, id)
Defines the memory buffer.
- #define `MEM_BLOCK_BUFFER`(name) (uint8_t *)&g_poolHeadBuffer##name
\

Typedefs

- typedef enum `_mem_status` `mem_status_t`
Memory status.
- typedef struct `_mem_config` `mem_config_t`
Memory user config.
- typedef struct `_mem_area_cfg_s` `memAreaCfg_t`
Memory user config.

Enumerations

- enum `_mem_status`
Memory status.

Functions

- `mem_status_t` `MEM_Init` (void)
Initialises the Memory Manager.
- void * `MEM_BufferAllocWithId` (uint32_t numBytes, uint8_t poolId)
Allocate a block from the memory pools.
- `mem_status_t` `MEM_BufferFree` (void *buffer)
Memory buffer free .

- `uint16_t MEM_BufferGetSize` (void *buffer)
Returns the size of a given buffer.
- `mem_status_t MEM_BufferFreeAllWithId` (uint8_t poolId)
Frees all allocated blocks by selected source and in selected pool.
- `void * MEM_BufferRealloc` (void *buffer, uint32_t new_size)
Memory buffer realloc.
- `uint32_t MEM_GetHeapUpperLimit` (void)
Get the address after the last allocated block if MemManagerLight is used.
- `uint32_t MEM_GetHeapUpperLimitByAreaId` (uint8_t id)
Get the address after the last allocated block in area defined by id.
- `uint32_t MEM_GetFreeHeapSizeLowWaterMark` (void)
Get the free space low watermark.
- `uint32_t MEM_GetFreeHeapSizeLowWaterMarkByAreaId` (uint8_t area_id)
Get the free space low watermark.
- `uint32_t MEM_ResetFreeHeapSizeLowWaterMark` (void)
Reset the free space low watermark.
- `uint32_t MEM_ResetFreeHeapSizeLowWaterMarkByAreaId` (uint8_t area_id)
Reset the free space low watermark.
- `uint32_t MEM_GetFreeHeapSizeByAreaId` (uint8_t area_id)
Get the free space in the heap for a area id.
- `uint32_t MEM_GetFreeHeapSize` (void)
Get the free space in the heap.
- `void MEM_ReinitRamBank` (uint32_t startAddress, uint32_t endAddress)
Selective RAM bank reinit after low power, based on a requested address range Useful for ECC RAM banks Defined as weak and empty in fsl_component_mem_manager_light.c to be overloaded by user.
- `mem_status_t MEM_RegisterExtendedArea` (memAreaCfg_t *area_desc, uint8_t *area_id, uint16_t flags)
Function to register additional areas to allocate memory from.
- `mem_status_t MEM_UnRegisterExtendedArea` (uint8_t area_id)
Function to unregister an extended area.

63.2 Data Structure Documentation

63.2.1 struct_mem_config

63.3 Macro Definition Documentation

63.3.1 #define MinimalHeapSize_c (uint32_t)4

The application can define a minimal heap size for proper code execution at run time, This will issue a link error if the minimal heap size requirement is not fulfilled (not enough space in RAM) By Default, Minimal heap size is set to 4 bytes (unlikely enough to have application work correctly)

63.3.2 #define MEM_BLOCK_DATA_BUFFER_DEFINE(name, numberOfBlocks, blockSize, id)

Value:

```
uint32_t
    g_poolBuffer##name[(MEM_POOL_SIZE + numberOfBlocks * MEM_BLOCK_SIZE + numberOfBlocks * blockSize +
3U) >> 2U];
```

This macro is used to define the shell memory buffer for memory manager. And then uses the macro MEM_BLOCK_BUFFER to get the memory buffer pointer. The macro should not be used in any function.

This is a example,

```
* MEM_BLOCK_BUFFER_DEFINE(app64, 5, 64,0);
* MEM_BLOCK_BUFFER_DEFINE(app128, 6, 128,0);
* MEM_BLOCK_BUFFER_DEFINE(app256, 7, 256,0);
*
```

Parameters

<i>name</i>	The name string of the memory buffer.
<i>numberOfBlocks</i>	The number Of Blocks.
<i>blockSize</i>	The memory block size.
<i>id</i>	The id Of memory buffer.

63.3.3 #define MEM_BLOCK_BUFFER(name) (uint8_t *)&g_poolHeader##name

Gets the memory buffer pointer \\ This macro is used to get the memory buffer pointer. The macro should not be used before the macro MEM_BLOCK_BUFFER_DEFINE is used. \\

Parameters

<i>name</i>	The memory name string of the buffer. \\
-------------	--

63.4 Function Documentation

63.4.1 void* MEM_BufferAllocWithId (uint32_t numBytes, uint8_t poolId)

The function uses the numBytes argument to look up a pool with adequate block sizes.

Parameters

<i>numBytes</i>	The number of bytes will be allocated.
<i>poolId</i>	The ID of the pool where to search for a free buffer.

Return values

<i>Memory</i>	buffer address when allocate success, NULL when allocate fail.
---------------	--

63.4.2 mem_status_t MEM_BufferFree (void * *buffer*)

Parameters

<i>buffer</i>	The memory buffer address will be free.
---------------	---

Return values

<i>kStatus_MemSuccess</i>	Memory free succeed.
<i>kStatus_MemFreeError</i>	Memory free error occurred.

63.4.3 uint16_t MEM_BufferGetSize (void * *buffer*)

Parameters

<i>buffer</i>	The memory buffer address will be get size.
---------------	---

Return values

<i>The</i>	size of a given buffer.
------------	-------------------------

63.4.4 mem_status_t MEM_BufferFreeAllWithId (uint8_t *poolId*)

Parameters

<i>poolId</i>	Selected pool Id (4 LSBs of poolId parameter) and selected source Id (4 MSBs of poolId parameter).
---------------	--

Return values

<i>kStatus_MemSuccess</i>	Memory free succeed.
<i>kStatus_MemFreeError</i>	Memory free error occurred.

63.4.5 void* MEM_BufferRealloc (void * *buffer*, uint32_t *new_size*)

Parameters

<i>buffer</i>	The memory buffer address will be reallocated.
<i>new_size</i>	The number of bytes will be reallocated

Return values

<i>kStatus_MemSuccess</i>	Memory free succeed.
<i>kStatus_MemFreeError</i>	Memory free error occurred.

63.4.6 uint32_t MEM_GetHeapUpperLimit (void)

Return values

<i>UpperLimit</i>	Return the address after the last allocated block if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.7 uint32_t MEM_GetHeapUpperLimitByAreald (uint8_t *id*)

Parameters

in	<i>id</i>	0 means memHeap, other values depend on number of registered areas
----	-----------	--

Return values

<i>UpperLimit</i>	Return the address after the last allocated block if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.8 uint32_t MEM_GetFreeHeapSizeLowWaterMark (void)

Return values

<i>FreeHeapSize</i>	Return the heap space low water mark free if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.9 uint32_t MEM_GetFreeHeapSizeLowWaterMarkByAreald (uint8_t area_id)

Parameters

<i>area_id</i>	Selected area Id
----------------	------------------

Return values

<i>Return</i>	the heap space low water mark free if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.10 uint32_t MEM_ResetFreeHeapSizeLowWaterMark (void)

Return values

<i>FreeHeapSize</i>	Return the heap space low water mark free at the time it was reset if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.11 uint32_t MEM_ResetFreeHeapSizeLowWaterMarkByAreald (uint8_t area_id)

Parameters

<i>area_id</i>	Selected area Id
----------------	------------------

Return values

<i>FreeHeapSize</i>	Return the heap space low water mark free at the time it was reset if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.12 uint32_t MEM_GetFreeHeapSizeByAreald (uint8_t area_id)

Parameters

<i>area_id</i>	area_id whose available size is requested (0 means generic pool)
----------------	--

Return values

<i>FreeHeapSize</i>	Return the free space in the heap if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.13 uint32_t MEM_GetFreeHeapSize (void)

Return values

<i>FreeHeapSize</i>	Return the free space in the heap if MemManagerLight is used.
0	Return 0 in case of the legacy MemManager.

63.4.14 void MEM_ReinitRamBank (uint32_t startAddress, uint32_t endAddress)

Parameters

in	<i>startAddress</i>	Start address of the requested range
in	<i>endAddress</i>	End address of the requested range

63.4.15 `mem_status_t MEM_RegisterExtendedArea (memAreaCfg_t * area_desc,
uint8_t * area_id, uint16_t flags)`

Parameters

in	<i>area_desc</i>	memAreaCfg_t structure defining start address and end address of area. This structure may not be in rodata because the next field and internal private context are reserved in this structure. If NULL defines the default memHeap area.
out	<i>area_id</i>	pointer to return id of area. Required if allocation from specific pool is required.
in	<i>flags</i>	BIT(0) means that allocations can be performed in pool only explicitly and it is not a member of the default pool (id 0). Invalid for initial registration call.

Returns

kStatus_MemSuccess if success, kStatus_MemInitError otherwise.

63.4.16 mem_status_t MEM_UnRegisterExtendedArea (uint8_t area_id)

Parameters

in	<i>area_id</i>	must be different from 0 (main heap).
----	----------------	---------------------------------------

Returns

kStatus_MemSuccess if success, kStatus_MemFreeError if area_id is 0 or area not found or still has buffers in use.

Chapter 64

PWM_Adapter

64.1 Overview

Data Structures

- struct `_hal_pwm_setup_config`
hal pwm configuration structure for hal pwm setting. [More...](#)

Macros

- #define `HAL_PWM_HANDLE_SIZE` (8U)
Hal pwm handle size.
- #define `HAL_PWM_HANDLE_DEFINE`(name) uint32_t name[(`HAL_PWM_HANDLE_SIZE` + sizeof(uint32_t) - 1U) / sizeof(uint32_t)]
Defines the PMW handle.

Typedefs

- typedef enum `_hal_pwm_mode` `hal_pwm_mode_t`
Hal pwm mode.
- typedef enum `_hal_pwm_level_select` `hal_pwm_level_select_t`
PWM output pulse level select: high-true, low-true or no output.
- typedef enum `_hal_pwm_status` `hal_pwm_status_t`
Hal pwm status.
- typedef struct
`_hal_pwm_setup_config` `hal_pwm_setup_config_t`
hal pwm configuration structure for hal pwm setting.
- typedef void * `hal_pwm_handle_t`
Hal pwm handle.

Enumerations

- enum `_hal_pwm_mode` {
`kHAL_EdgeAlignedPwm` = 0U,
`kHAL_CenterAlignedPwm` }
Hal pwm mode.
- enum `_hal_pwm_level_select` {
`kHAL_PwmNoPwmSignal` = 0U,
`kHAL_PwmLowTrue`,
`kHAL_PwmHighTrue` }
PWM output pulse level select: high-true, low-true or no output.
- enum `_hal_pwm_status` {

```

kStatus_HAL_PwmSuccess = kStatus_Success,
kStatus_HAL_PwmFail = MAKE_STATUS(kStatusGroup_HAL_PWM, 1),
kStatus_HAL_PwmNotSupport = MAKE_STATUS(kStatusGroup_HAL_PWM, 2),
kStatus_HAL_PwmOutOfRanger = MAKE_STATUS(kStatusGroup_HAL_PWM, 3) }
Hal pwm status.

```

Functions

- `hal_pwm_status_t HAL_PwmInit (hal_pwm_handle_t halPwmHandle, uint8_t instance, uint32_t srcClock_Hz)`
Initializes the pwm adapter module for a pwm basic operation.
- `void HAL_PwmDeinit (hal_pwm_handle_t halPwmHandle)`
DeInitializate the pwm adapter module.
- `hal_pwm_status_t HAL_PwmSetupPwm (hal_pwm_handle_t halPwmHandle, uint8_t channel, hal_pwm_setup_config_t *setupConfig)`
setup pwm.
- `hal_pwm_status_t HAL_PwmUpdateDutycycle (hal_pwm_handle_t halPwmHandle, uint8_t channel, hal_pwm_mode_t mode, uint8_t dutyCyclePercent)`
Update duty cycle of pwm.

64.2 Data Structure Documentation

64.2.1 struct _hal_pwm_setup_config

Data Fields

- `hal_pwm_level_select_t level`
PWM output pulse level select.
- `hal_pwm_mode_t mode`
PWM mode select.
- `uint32_t pwmFreq_Hz`
PWM frequency.
- `uint8_t dutyCyclePercent`
PWM duty cycle percent.

64.3 Macro Definition Documentation

64.3.1 #define HAL_PWM_HANDLE_SIZE (8U)

```

64.3.2 #define HAL_PWM_HANDLE_DEFINE( name ) uint32_t
name[(HAL_PWM_HANDLE_SIZE + sizeof(uint32_t) - 1U) /
sizeof(uint32_t)]

```

This macro is used to define a 4 byte aligned PWM handle. Then use "(hal_pwm_handle_t)name" to get the PWM handle.

The macro should be global and could be optional. You could also define PWM handle by yourself.

This is an example,

```
* HAL_PWM_HANDLE_DEFINE(pwmHandle);
*
```

Parameters

<i>name</i>	The name string of the PMW handle.
-------------	------------------------------------

64.4 Typedef Documentation

64.4.1 typedef enum _hal_pwm_mode hal_pwm_mode_t

64.4.2 typedef enum _hal_pwm_status hal_pwm_status_t

64.4.3 typedef struct _hal_pwm_setup_config hal_pwm_setup_config_t

64.4.4 typedef void* hal_pwm_handle_t

64.5 Enumeration Type Documentation

64.5.1 enum _hal_pwm_mode

Enumerator

kHAL_EdgeAlignedPwm Edge aligned PWM.
kHAL_CenterAlignedPwm Center aligned PWM.

64.5.2 enum _hal_pwm_level_select

Enumerator

kHAL_PwmNoPwmSignal No PWM output on pin.
kHAL_PwmLowTrue Low true pulses.
kHAL_PwmHighTrue High true pulses.

64.5.3 enum _hal_pwm_status

Enumerator

kStatus_HAL_PwmSuccess Success.
kStatus_HAL_PwmFail Failure.
kStatus_HAL_PwmNotSupport Not support.
kStatus_HAL_PwmOutOfRanger Pwm is Out Of Ranger.

64.6 Function Documentation

64.6.1 `hal_pwm_status_t HAL_Pwmlnit (hal_pwm_handle_t halPwmHandle, uint8_t instance, uint32_t srcClock_Hz)`

Note

This API should be called at the beginning of the application using the pwm adapter.

Example below shows how to use this API to configure the PWM.

```
* HAL_PWM_HANDLE_DEFINE(pwmHandle);
* HAL_PwmInit((hal_pwm_handle_t)pwmHandle, BOARD_PWM_INSTANCE,
  BOARD_PWM_SOURCE_CLOCK);
*
```

Parameters

<i>halPwmHandle</i>	Hal pwm adapter handle, the handle buffer with size HAL_PWM_HANDLE_SIZE should be allocated at upper level The handle should be 4 byte aligned, because unaligned access doesn't be supported on some devices. You can define the handle in the following two ways: HAL_PWM_HANDLE_DEFINE(halPwmHandle) ; or <code>uint32_t halPwmHandle[((HAL_PWM_HANDLE_SIZE + sizeof(uint32_t) - 1U) / sizeof(uint32_t))];</code>
<i>instance</i>	The instance index of the hardware PWM. For example, if FTM is used as the PWM hardware, 0 should be set to "instance" to use FTM0; 2 should be set to "instance" to use FTM2 detail information please refer to the SOC corresponding RM. Invalid instance value will cause initialization failure.
<i>srcClock_Hz</i>	Frequency of source clock of the pwm module

Return values

<i>kStatus_HAL_Pwm-Success</i>	pwm initialization succeed
--------------------------------	----------------------------

64.6.2 `void HAL_PwmDeinit (hal_pwm_handle_t halPwmHandle)`

Note

This API should be called when not using the pwm adapter driver anymore.

Parameters

<i>halPwmHandle</i>	Hal pwm adapter handle
---------------------	------------------------

64.6.3 `hal_pwm_status_t HAL_PwmSetupPwm (hal_pwm_handle_t halPwmHandle, uint8_t channel, hal_pwm_setup_config_t * setupConfig)`

Note

This API should be called when setup the pwm.

Parameters

<i>halPwmHandle</i>	Hal pwm adapter handle
<i>channel</i>	Channel of pwm
<i>setupConfig</i>	A pointer to the HAL pwm setup configuration structure

Return values

<i>kStatus_HAL_Pwm-Success</i>	pwm setup succeed
--------------------------------	-------------------

64.6.4 `hal_pwm_status_t HAL_PwmUpdateDutycycle (hal_pwm_handle_t halPwmHandle, uint8_t channel, hal_pwm_mode_t mode, uint8_t dutyCyclePercent)`

Note

This API should be called when need update duty cycle.

Parameters

<i>halPwmHandle</i>	Hal pwm adapter handle
<i>channel</i>	Channel of pwm
<i>mode</i>	PWM mode select

<i>dutyCycle- Percent</i>	PWM duty cycle percent
-------------------------------	------------------------

Return values

<i>kStatus_HAL_Pwm- Success</i>	pwm Update duty cycle succeed
-------------------------------------	-------------------------------

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2021 NXP B.V.

