

MCU Flashloader Reference Manual



Contents

Chapter 1 Introduction.....	5
1.1 Introduction.....	5
1.2 Terminology.....	5
1.3 Block diagram.....	5
1.4 Features supported.....	6
1.5 Components supported.....	6
Chapter 2 MCU Flashloaderprotocol API.....	9
2.1 Introduction.....	9
2.2 Command with no data phase.....	9
2.3 Command with incoming data phase.....	10
2.4 Command with outgoing data phase.....	11
Chapter 3 Flashloader packet types.....	13
3.1 Introduction.....	13
3.2 Framing packet.....	13
3.3 CRC16 algorithm.....	14
3.4 Ping packet.....	15
3.5 Ping response packet.....	16
3.6 Command packet.....	17
3.7 Response packet.....	18
Chapter 4 MCU Flashloader command API.....	21
4.1 Introduction.....	21
4.2 GetProperty command.....	21
4.3 SetProperty command.....	23
4.4 FlashEraseAll command.....	25
4.5 FlashEraseRegion command.....	26
4.6 ReadMemory command.....	27
4.7 WriteMemory command.....	29
4.8 FillMemory command.....	31
4.9 Execute command.....	32
4.10 Call command.....	33
4.11 Reset command.....	34
4.12 FlashProgramOnce/eFuseProgramOnce command.....	35
4.13 FlashReadOnce/eFuseReadOnce command.....	36
4.14 Configure Memory command.....	38
4.15 ReceiveSBFile command.....	38
4.16 GenerateKeyBlob command.....	39
Chapter 5 Supported peripherals.....	41
5.1 Introduction.....	41
5.2 UART peripheral.....	41
5.3 USB HID peripheral.....	43
5.3.1 Device descriptor.....	43
5.3.2 Endpoints.....	44
5.3.3 HID reports.....	44

Chapter 6 External memory support.....	46
6.1 Introduction.....	46
6.2 Serial NOR Flash through FlexSPI.....	46
6.2.1 FlexSPI NOR Configuration Block.....	46
6.2.2 FlexSPI NOR Configuration Option Block.....	51
6.2.2.1 Typical use cases for FlexSPI NOR Configuration Block.....	53
6.2.2.2 Programming Serial NOR Flash device using FlexSPI NOR Configuration Option Block.....	53
6.2.2.3 Select the FLEXSPI instance.....	53
6.2.2.4 FlexSPI Instance Selection using FlexSPI NOR Configuration Option Block.....	54
6.2.3 FlexSPI NOR On-chip OTFAD Pre-encryption Option Block.....	54
6.2.3.1 On-chip pre-encryption using the Option Block.....	55
6.3 Serial NAND Flash through FlexSPI.....	56
6.3.1 FlexSPI NAND Firmware Configuration Block (FCB).....	56
6.3.2 FlexSPI NAND Configuration Block.....	57
6.3.3 FlexSPI NAND FCB option block.....	59
6.3.4 FlexSPI NAND Configuration Option Block.....	60
6.3.5 Example usage with Flashloader.....	61
6.4 SD/eMMC through uSDHC.....	62
6.4.1 SD Configuration Block.....	62
6.4.2 Example usage with Flashloader.....	64
6.4.3 eMMC Configuration Block.....	64
6.4.4 Example usage with Flashloader.....	68
6.5 Parallel NAND Flash through SEMC.....	69
6.5.1 SEMC NAND Firmware Configuration Block.....	69
6.5.2 SEMC NAND Configuration Block.....	70
6.5.3 SEMC NAND Configuration Option Block.....	76
6.5.4 Example usage with Flashloader.....	77
6.5.4.1 FCB/DBBT management.....	78
6.5.4.2 Example configuration.....	78
6.6 1-bit SPI EEPROM/NOR Flash through LPSPI.....	79
6.6.1 SPI EEPROM/NOR Configuration Option Block.....	79
6.6.2 Example usage with Flashloader.....	82
Chapter 7 Security utilities.....	83
7.1 Introduction.....	83
7.2 Image encryption and programming.....	83
7.2.1 Example to generate encrypted image and program to Flash.....	84
7.3 KeyBlob generation and programming.....	84
7.3.1 KeyBlob.....	84
7.3.2 KeyBlob Option Block.....	85
7.3.3 Example to generate and program KeyBlob.....	86
Chapter 8 Revision history.....	88
Appendix A Status and error codes.....	89
Appendix B GetProperty and SetProperty commands.....	93
Legal information.....	0

Legal information..... 96

Chapter 1

Introduction

1.1 Introduction

The MCU flashloader is a configurable flash programming utility that operates over a serial connection on MCUs. It enables quick and easy programming of MCUs through the entire product life cycle, including application development, final product manufacturing, and more. The MCU flashloader will be delivered as binary or full source code that is highly configurable. Host-side command line and GUI tools are available to communicate with the flashloader. Users can utilize host tools to upload and/or download application code via the flashloader.

1.2 Terminology

target

The device running the bootloader firmware (ROM).

host

The device sending commands to the target for execution.

source

The initiator of a communications sequence. For example, the sender of a command or data packet.

destination

Receiver of a command or data packet.

incoming

From host to target.

outgoing

From target to host.

1.3 Block diagram

This block diagram describes the overall structure of the MCU flashloader.




Figure 1. Block diagram

1.4 Features supported

Here are some of the features supported by the MCU flashloader:

- Supports UART and USB peripheral interfaces.
- Automatic detection of the active peripheral.
- Ability to disable any peripheral.
- UART peripheral implements autobaud.
- Common packet-based protocol for all peripherals.
- Packet error detection and retransmit.
- Protection of RAM used by the flashloader while it is running.
- Provides command to read properties of the device, such as RAM size.
- Support for serial QuadSPI and other external memories.
- Support for encrypted image download.

1.5 Components supported

Components for the flashloader firmware:

- Startup code (clocking, pinmux, etc.)

- Command phase state machine
- Command handlers
 - GenericResponse
 - FlashEraseAll
 - FlashEraseRegion
 - ReadMemory
 - ReadMemoryResponse
 - WriteMemory
 - FillMemory
 - GetProperty
 - GetPropertyResponse
 - ReceiveSbFile
 - Execute
 - Call
 - Reset
 - SetProperty
 - FlashProgramOnce/EfuseProgramOnce
 - FlashReadOnce/EfuseReadOnce
 - FlashReadOnceResponse
 - ConfigureMemory
 - GenerateKeyBlob
 - GenerateKeyBlobResponse
- SB file state machine
 - Unencrypted SB image support
- Packet interface
 - Framing packetizer
 - Command/data packet processor
- Memory interface
 - Abstract interface
 - Internal RAM/device memory interface
 - FlexSPI NOR Memory Interface
 - FlexSPI NAND Memory Interface
 - SEMC NOR Memory Interface
 - SEMC NAND Memory Interface
 - SD Card Memory Interface
 - eMMC Memory Interface
 - SPI NOR FLASH/EEPROM Memory Interface
- Peripheral drivers

- UART
 - Auto-baud detector
- USB device
 - USB controller driver
 - USB framework
 - USB HID class
- Property interface
 - Get or set bootloader property
 - Security support
 - Generate key blob for HAB encrypted boot.

NOTE

Different components are available on different targets. Therefore, some features might not be supported on some targets.

Chapter 2

MCU Flashloaderprotocol API

2.1 Introduction

This section explains the general protocol for the packet transfers between the host and the MCU flashloader. The description includes the transfer of packets for different transactions, such as commands with no data phase, and commands with an incoming or outgoing data phase. The next section describes the various packet types used in a transaction.

Each command sent from the host is replied to with a response command.

Commands may include an optional data phase.

- If the data phase is incoming (from the host to MCU flashloader), it is part of the original command.
- If the data phase is outgoing (from MCU flashloader to host), it is part of the response command.

2.2 Command with no data phase

NOTE

In these diagrams, the Ack sent in response to a Command or Data packet can arrive at any time before, during, or after the Command/Data packet has processed.

Command with no data phase

The protocol for a command with no data phase contains:

- Command packet (from host)
- Generic response command packet (to host)





Figure 2. Command with no data phase

2.3 Command with incoming data phase

The protocol for a command with incoming data phase contains:

- Command packet (from host)(kCommandFlag_HasDataPhase set)
- Generic response command packet (to host)
- Incoming data packets (from host)
- Generic response command packet (to host)



Notes

- The host may not send any further packets while it is waiting for the response to a command.
- The data phase is aborted if, prior to the start of the data phase, the Generic Response packet does not have a status of kStatus_Success.

- Data phases may be aborted by the receiving side by sending the final Generic Response early with a status of kStatus_AbortDataPhase. The host may abort the data phase early by sending a zero-length data packet.
- The final Generic Response packet sent after the data phase includes the status for the entire operation.

2.4 Command with outgoing data phase

The protocol for a command with an outgoing data phase contains:

- Command packet (from host)
- ReadMemory Response command packet (to host)(kCommandFlag_HasDataPhase set)
- Outgoing data packets (to host)
- Generic response command packet (to host)




Figure 4. Command with outgoing data phase

Note

- The data phase is considered part of the response command for the outgoing data phase sequence.
- The host may not send any further packets while the host is waiting for the response to a command.
- The data phase is aborted if, prior to the start of the data phase, the ReadMemory Response command packet does not contain the kCommandFlag_HasDataPhase flag.
- Data phases may be aborted by the host sending the final Generic Response early with a status of kStatus_AbortDataPhase. The sending side may abort the data phase early by sending a zero-length data packet.
- The final Generic Response packet sent after the data phase includes the status for the entire operation.

Chapter 3

Flashloader packet types

3.1 Introduction

The MCU Flashloader device works in slave mode. A host initiates all the data communication, which is either a PC or embedded host. The MCU Flashloader device is the target, which receives a command or data packet. All data communication between host and target is packetized.

NOTE

The term "target" refers to the "MCU Flashloader device".

There are 6 types of packets used:

- Framing packet
- CRC16 algorithm
- Ping packet
- Ping response packet
- Command packet
- Response packet

All fields in the packets are in little-endian byte order.

3.2 Framing packet

The framing packet is used for flow control and error detection for the communications links that do not have such features built-in. The framing packet structure sits between the link layer and command layer. It wraps command and data packets as well.

Every framing packet containing data sent in one direction results in a synchronizing response framing packet in the opposite direction.

The framing packet described in this section is used for serial peripheral UART. The USB HID peripheral does not use framing packets. Instead, the packetization inherent in the USB protocol itself is used.

Table 1. Framing packet format

Byte #	Parameter	Description
0	start byte	Value - 0x5A
1	packetType	
2	length_low	Length is a 16-bit field that specifies the entire command or data packet size in bytes.
3	length_high	
4	crc16_low	This is a 16-bit field. The CRC16 value covers entire framing packet, including the start byte and command or data packets, but does not include the CRC bytes. See the CRC16 algorithm after this table.
5	crc16_high	
6 . . . n	Command or Data packet payload	

A special framing packet that contains only a start byte and a packet type is used for synchronization between the host and target.

Table 2. Special framing packet format

Byte #	Value	Parameter
0	0x5A	start byte
1	0xA <i>n</i>	packetType

The Packet Type field specifies the type of the packet from one of the defined types (below):

Table 3. packetType field

packetType	Name	Description
0xA1	kFramingPacketType_Ack	The previous packet was received successfully; the sending of more packets is allowed.
0xA2	kFramingPacketType_Nak	The previous packet was corrupted and must be re-sent.
0xA3	kFramingPacketType_AckAbort	Data phase is being aborted.
0xA4	kFramingPacketType_Command	The framing packet contains a command packet payload.
0xA5	kFramingPacketType_Data	The framing packet contains a data packet payload.
0xA6	kFramingPacketType_Ping	Sent to verify the other side is alive. Also used for UART autobaud.
0xA7	kFramingPacketType_PingResponse	A response to Ping; contains the framing protocol version number and options.

3.3 CRC16 algorithm

This section provides the CRC16 algorithm.

The CRC is computed over each byte in the framing packet header, excluding the crc16 field itself, plus all payload bytes. The CRC algorithm is the XMODEM variant of CRC-16.

The characteristics of the XMODEM variant are:

Table 4. XMODEM characteristics

width	16
polynomial	0x1021
init value	0x0000
reflect in	false
reflect out	false
xor out	0x0000
check result	0x31c3

The check result is computed by running the ASCII character sequence "123456789" through the algorithm.

```
uint16_t crc16_update(const uint8_t * src, uint32_t lengthInBytes)
{
    uint32_t crc = 0;
    uint32_t j;
    for (j=0; j < lengthInBytes; ++j)
    {
```

```

uint32_t i;
uint32_t byte = src[j];
crc ^= byte << 8;
for (i = 0; i < 8; ++i)
{
    uint32_t temp = crc << 1;
    if (crc & 0x8000)
    {
        temp ^= 0x1021;
    }
    crc = temp;
}
return crc;
}

```


3.4 Ping packet

The Ping packet can be sent from host to target any time when the target is expecting a command packet. If the selected peripheral is UART, a ping packet must be sent before any other communication in order to run autobaud. For other serial peripherals it is optional, but is recommended in order to determine the serial protocol version.

In response to a Ping packet, the target sends a Ping Response packet, discussed in following section.

Table 5. Ping packet format

Byte #	Value	Name
0	0x5A	start byte
1	0xA6	ping



3.5 Ping response packet

The target sends a Ping Response packet back to the host after receiving a Ping packet. If communication is over a UART peripheral, the target uses the incoming Ping packet to determine the baud rate before replying with the Ping Response packet. After the Ping Response packet is received by the host, the connection is established, and the host starts sending commands to the target.

Table 6. Ping Response packet format

Byte #	Value	Parameter
0	0x5A	start byte
1	0xA7	Ping response code
2		Protocol bugfix
3		Protocol minor
4		Protocol major
5		Protocol name = 'P' (0x50)
6		Options low
7		Options high
8		CRC16 low
9		CRC16 high

3.6 Command packet

The command packet carries a 32-bit command header and a list of 32-bit parameters.

Table 7. Command packet format

Command packet format (32 bytes)										
Command header (4 bytes)				28 bytes for parameters (Max 7 parameters)						
Tag	Flags	Rsvd	Param Count	Param1 (32-bit)	Param2 (32-bit)	Param3 (32-bit)	Param4 (32-bit)	Param5 (32-bit)	Param6 (32-bit)	Param7 (32-bit)
byte 0	byte 1	byte 2	byte 3	-	-	-	-	-	-	-

Table 8. Command header format

Byte #	Command header field
0	Command or Response tag
1	Flags
2	Reserved. Should be 0x00.
3	ParameterCount

The header is followed by 32-bit parameters up to the value of the ParameterCount field specified in the header.

Command packets are also used by the target to send responses back to the host. As described in section 3.4, command packets and data packets are embedded into framing packets for all UART transfers.

Table 9. Command Tags

Command Tag	Name	
0x01	FlashEraseAll	The command tag specifies one of the commands supported by the MCU flashloader. The valid command tags for the MCU flashloader are listed here.
0x02	FlashEraseRegion	
0x03	ReadMemory	
0x04	WriteMemory	
0x05	FillMemory	
0x07	GetProperty	
0x08	Reserved	
0x09	Execute	
0x0A	Call	
0x0B	Reset	
0x0C	SetProperty	
0x0E	eFuseProgram	
0x0F	eFuseRead	
0x10	FlashReadResource	
0x11	ConfigureMemory	

Table continues on the next page...

Table 9. Command Tags (continued)

Command Tag	Name	
0x12	ReliableUpdate	
0x13	GenerateKeyBlob	
0x14	Reserved	

Table 10. Response Tags

Response Tag	Name	
0xA0	GenericResponse	The response tag specifies one of the responses the MCU flashloader (target) returns to the host. The valid response tags are listed here.
0xA3	ReadMemoryResponse (used for sending responses to ReadMemory command only)	
0xA7	GetPropertyResponse (used for sending responses to GetProperty command only)	
0xAF	FlashReadOnceResponse (used for sending responses to FlashReadOnce command only)	
0xB0	FlashReadResourceResponse (used for sending responses to FlashReadResource command only)	
0xB3	GenerateKeyBlobResponse	
0xB4	ReservedResponse	

Flags: Each command packet contains a Flag byte. Only bit 0 of the flag byte is used. If bit 0 of the flag byte is set to 1, then data packets follow in the command sequence. The number of bytes that are transferred in the data phase is determined by a command-specific parameter in the parameters array.

ParameterCount: The number of parameters included in the command packet.

Parameters: The parameters are word-length (32 bits). With the default maximum packet size of 32 bytes, a command packet can contain up to 7 parameters.

3.7 Response packet

Response packets use the same format as command packets (refer to section 3.6). Types of responses include:

- GenericResponse
- GetPropertyResponse
- ReadMemoryResponse
- FlashReadOnceResponse
- FlashReadResourceResponse

GenericResponse: After the MCU flashloader has processed a command, the flashloader sends a generic response with status and command tag information to the host. The generic response is the last packet in the command protocol sequence. The generic response packet contains the command packet data (with generic response tag = 0xA0) and a list of parameters (defined in the next section). The parameter count field in the header is always set to 2, for status code and command tag parameters.

Table 11. GenericResponse parameters

Byte #	Parameter	Description
0 - 3	Status code	The Status codes are errors encountered during the execution of a command by the target. If a command succeeds, then a kStatus_Success code is returned.
4 - 7	Command tag	The Command tag parameter identifies the response to the command sent by the host.

GetPropertyResponse: The GetPropertyResponse packet is sent by the target in response to the host query that uses the GetProperty command. The GetPropertyResponse packet contains the command packet data, with the command/response tag set to a GetPropertyResponse tag value (0xA7).

The parameter count field in the header is set to greater than 1, to always include the status code and one or many property values.

Table 12. GetPropertyResponse parameters

Byte #	Value	Parameter
0 - 3		Status code
4 - 7		Property value
...		...
		Can be up to maximum 6 property values, limited to the size of the 32-bit command packet and property type.

ReadMemoryResponse: The ReadMemoryResponse packet is sent by the target in response to the host sending a ReadMemory command. The ReadMemoryResponse packet contains the command packet data, with the command/response tag set to a ReadMemoryResponse tag value (0xA3), the flags field set to kCommandFlag_HasDataPhase (1).

The parameter count is set to 2 for the status code and the data byte count parameters shown below.

Table 13. ReadMemoryResponse Parameters

Byte #	Parameter	Description
0 - 3	Status code	The status of the associated Read Memory command.
4 - 7	Data byte count	The number of bytes sent in the data phase.

FlashReadOnceResponse: The FlashReadOnceResponse packet is sent by the target in response to the host sending a FlashReadOnce command. The FlashReadOnceResponse packet contains the command packet data, with the command/response tag set to a FlashReadOnceResponse tag value (0xAF), and the flags field set to 0. The parameter count is set to 2 plus *the number of words* requested to be read in the FlashReadOnceCommand.

Table 14. FlashReadOnceResponse Parameters

Byte #	Value	Parameter
0 - 3		Status Code
4 - 7		Byte count to read
...		...
		Can be up to 20 bytes of requested read data.

GenerateKeyBlobResponse: The GenerateKeyBlobResponse packet is sent by the target in response to the host sending a GenerateKeyBlob command. The GenerateKeyBlobResponse packet contains the command packet data with the command/response tag set to a GenerateKeyBlobResponse tag value (0xB3), and the flags field set to KCommandFlag_HasDataPhase(1).

The parameter count is set to 2 for the status code and the byte count of the key blob generated by the target.

Table 15. GenerateKeyBlobResponse Parameters

Byte #	Parameter	Description
0-3	Status code	The status of the associated GenerateKeyBlob
4-7	Blob byte count	The byte count of the key blob sent in the data phase

Chapter 4

MCU Flashloader command API

4.1 Introduction

All MCU flashloader command APIs follows the command packet format wrapped by the framing packet as explained in previous sections.

See Table 3-9 for a list of commands supported by MCU flashloader.

For a list of status codes returned by MCU flashloader, see Appendix A.

4.2 GetProperty command

The GetProperty command is used to query the flashloader about various properties and settings. Each supported property has a unique 32-bit tag associated with it. The tag occupies the first parameter of the command packet. The target returns a GetPropertyResponse packet with the values for the property identified with the tag in the GetProperty command.

Properties are the defined units of data that can be accessed with the GetProperty or SetProperty commands. Properties may be read-only or read-write. All read-write properties are 32-bit integers, so they can easily be carried in a command parameter.

For a list of properties and their associated 32-bit property tags supported by MCU flashloader, see Appendix B, "GetProperty and SetProperty commands".

The 32-bit property tag is the only parameter required for GetProperty command.

Table 16. Parameters for GetProperty command

Byte #	Command
0 - 3	Property tag
4 - 7	External Memory Identifier (only applies to get property for external memory)




Figure 6. Protocol sequence for GetProperty command

Table 17. GetProperty packet format example

GetProperty	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0C 0x00
	crc16	0x4B 0x33
Command packet	commandTag	0x07 – GetProperty
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	propertyTag	0x00000001 - CurrentVersion
	Memory ID	0x00000000 - Internal Flash

The GetProperty command has no data phase.

Response: In response to a GetProperty command, the target sends a GetPropertyResponse packet with the response tag set to 0xA7. The parameter count indicates the number of parameters sent for the property values, with the first parameter showing status code 0, followed by the property value(s). The next table shows an example of a GetPropertyResponse packet.

Table 18. GetProperty response packet format example

GetPropertyResponse	Parameter	Value
Framing packet	start byte	0x5A

Table continues on the next page...

Table 18. GetProperty response packet format example (continued)

GetPropertyResponse	Parameter	Value
	packetType	0xA4, kFramingPacketType_Command
	length	0x0c 0x00 (12 bytes)
	crc16	0xf4 9d
Command packet	responseTag	0xA7
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	status	0x00000000
	propertyValue	0x4b020600 - CurrentVersion

4.3 SetProperty command

The SetProperty command is used to change or alter the values of the properties or options of the flashloader. The command accepts the same property tags used with the GetProperty command. However, only some properties are writable--see Appendix B. If an attempt to write a read-only property is made, an error is returned indicating the property is read-only and cannot be changed.

The property tag and the new value to set are the two parameters required for the SetProperty command.

Table 19. Parameters for SetProperty command

Byte #	Command
0 - 3	Property tag
4 - 7	Property value




Figure 7. Protocol sequence for SetProperty command

Table 20. SetProperty packet format example

SetProperty	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x0C 0x00
	crc16	0x67 0x8D
Command packet	commandTag	0x0C – SetProperty with property tag 10
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	propertyTag	0x0000000A - VerifyWrites
	propertyValue	0x00000001

The SetProperty command has no data phase.

Response: The target returns a GenericResponse packet with one of following status codes:

Table 21. SetProperty response status codes

Status Code
kStatus_Success

Table continues on the next page...

Table 21. SetProperty response status codes (continued)

Status Code
kStatus_ReadOnly
kStatus_UnknownProperty
kStatus_InvalidArgument

4.4 FlashEraseAll command

The FlashEraseAll command performs an erase of the entire flash memory. If any flash regions are protected, then the FlashEraseAll command fails and returns an error status code. Executing the FlashEraseAll command releases flash security if it (flash security) was enabled, by setting the FTFA_FSEC register. However, the FSEC field of the flash configuration field is erased, so unless it is reprogrammed, the flash security is re-enabled after the next system reset. The Command tag for FlashEraseAll command is 0x01 set in the commandTag field of the command packet.

The FlashEraseAll command requires a memory ID. If the memory ID is not specified, the internal flash (memory ID =0) will be selected as default.

Table 22. Parameter for FlashEraseAll command

Byte #	Parameter	
0-3	Memory ID	
	0x000	Internal Flash
	0x010	Execute-only region in Internal Flash
	0x001	Serial NOR through QuadSPI
	0x008	Parallel NOR through SEMC
	0x009	Serial NOR through FlexSPI
	0x100	SLC Raw NAND through SEMC
	0x101	Serial NAND through FlexSPI
	0x110	Serial NOR/EEPROM through SPI
	0x120	SD through uSDHC
	0x121	eMMC through uSDHC




Table 23. FlashEraseAll packet format example

FlashEraseAll	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x08 0x00
	crc16	0x0C 0x22
Command packet	commandTag	0x01 - FlashEraseAll
	flags	0x00
	reserved	0x00
	parameterCount	0x01
	Memory ID	refer to the above table

The FlashEraseAll command has no data phase.

Response: The target returns a GenericResponse packet with status code either set to kStatus_Success for successful execution of the command, or set to an appropriate error status code.

4.5 FlashEraseRegion command

The FlashEraseRegion command performs an erase of one or more sectors of the flash memory.

The start address and number of bytes are the 2 parameters required for the FlashEraseRegion command. The start and byte count parameters must be 4-byte aligned ([1:0] = 00), or the FlashEraseRegion command fails and returns kStatus_FlashAlignmentError(101). If the region specified does not fit in the flash memory space, the FlashEraseRegion

command fails and returns `kStatus_FlashAddressError(102)`. If any part of the region specified is protected, the `FlashEraseRegion` command fails and returns `kStatus_MemoryRangeInvalid(10200)`.

Table 24. Parameters for FlashEraseRegion command

Byte #	Parameter
0 - 3	Start address
4 - 7	Byte count
8 - 11	Memory ID

The `FlashEraseRegion` command has no data phase.

Response: The target returns a `GenericResponse` packet with one of following error status codes.

Table 25. FlashEraseRegion response status codes

Status code
<code>kStatus_Success (0)</code>
<code>kStatus_MemoryRangeInvalid (10200)</code>
<code>kStatus_FlashAlignmentError (101)</code>
<code>kStatus_FlashAddressError (102)</code>
<code>kStatus_FlashAccessError (103)</code>
<code>kStatus_FlashProtectionViolation (104)</code>
<code>kStatus_FlashCommandFailure (105)</code>

4.6 ReadMemory command

The `ReadMemory` command returns the contents of memory at the given address, for a specified number of bytes. This command can read any region of memory accessible by the CPU and is not protected by security.

The start address and number of bytes are the two parameters required for `ReadMemory` command. The memory ID is optional. Internal memory is selected as default if memory ID is not specified.

Table 26. Parameters for read memory command

Byte	Parameter	Description
0-3	Start address	Start address of memory to read from
4-7	Byte count	Number of bytes to read and return to caller
8-11	Memory ID	Internal or external memory Identifier




Table 27. ReadMemory packet format example

ReadMemory	Parameter	Value
Framing packet	Start byte	0x5A0xA4,
	packetType	kFramingPacketType_Command
	length	0x10 0x00
	crc16	0xF4 0x1B
Command packet	commandTag	0x03 - readMemory
	flags	0x00

Table continues on the next page...

Table 27. ReadMemory packet format example (continued)

ReadMemory	Parameter	Value
	reserved	0x00
	parameterCount	0x03
	startAddress	0x20000400
	byteCount	0x00000064
	memoryID	0x0

Data Phase: The ReadMemory command has a data phase. Because the target works in slave mode, the host needs to pull data packets until the number of bytes of data specified in the byteCount parameter of the ReadMemory command are received by host.

Response: The target returns a ReadMemoryResponse packet in response to the host sending a ReadMemory command. And returns a GenericResponse in response to the result of the data phase.

4.7 WriteMemory command

The WriteMemory command writes data provided in the data phase to a specified range of bytes in memory (flash or RAM). However, if flash protection is enabled, then writes to protected sectors fail.

Special care must be taken when writing to flash.

- First, any flash sector written to must have been previously erased with a FlashEraseAll, FlashEraseRegion, or FlashEraseAllUnsecure command.
- Writing to flash requires the start address to be page size aligned.
- The byte count is rounded up to a multiple of page size, and trailing bytes are filled with the flash erase pattern (0xff).
- If the VerifyWrites property is set to true, then writes to flash also perform a flash verify program operation.

When writing to RAM, the start address does not need to be aligned, and the data is not padded.

The start address and number of bytes are the 2 parameters required for the WriteMemory command. The memory ID is optional. Internal memory will be selected as default if a memory ID is not specified.

Table 28. Parameters for WriteMemory command

Byte #	Command
0 - 3	Start address
4 - 7	Byte count
8 - 11	Memory ID




Table 29. WriteMemory packet format example

WriteMemory	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 0x00
	crc16	0x97 0xDD

Table continues on the next page...

Table 29. WriteMemory packet format example (continued)

WriteMemory	Parameter	Value
Command packet	commandTag	0x04 - writeMemory
	flags	0x01
	reserved	0x00
	parameterCount	0x03
	startAddress	0x20000400
	byteCount	0x00000064
	memoryID	0x0

Data Phase: The WriteMemory command has a data phase. The host sends data packets until the number of bytes of data specified in the byteCount parameter of the WriteMemory command are received by the target.

Response: The target returns a GenericResponse packet with a status code set to kStatus_Success upon successful execution of the command or to an appropriate error status code.

4.8 FillMemory command

The FillMemory command fills a range of bytes in memory with a data pattern. It follows the same rules as the WriteMemory command. The difference between FillMemory and WriteMemory is that a data pattern is included in the FillMemory command parameter, and there is no data phase for the FillMemory command, while WriteMemory does have a data phase.

Table 30. Parameters for FillMemory command

Byte #	Command
0 - 3	Start address of memory to fill
4 - 7	Number of bytes to write with the pattern <ul style="list-style-type: none"> The start address should be 32-bit aligned. The number of bytes must be evenly divisible by 4. <p style="text-align: center;">NOTE</p> <p style="text-align: center;">For any part that uses FTFE flash, the start address should be 64-bit aligned, and the number of bytes must be evenly divisible by 8.</p>
8 - 11	32-bit pattern

- To fill with a byte pattern (8-bit), the byte must be replicated 4 times in the 32-bit pattern.
- To fill with a short pattern (16-bit), the short value must be replicated 2 times in the 32-bit pattern.

For example, to fill a byte value with 0xFE, the word pattern is 0xFEFEFEFE; to fill a short value 0x5AFE, the word pattern is 0x5AFE5AFE.

Special care must be taken when writing to flash.

- First, any flash sector written to must have been previously erased with a FlashEraseAll or FlashEraseRegion command.
- Writing to flash requires the start address to be page size aligned.
- If the VerifyWrites property is set to true, then writes to flash also performs a flash verify program operation.

When writing to RAM, the start address does not need to be aligned.




Figure 11. Protocol sequence for FillMemory command

Table 31. FillMemory packet format example

FillMemory	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 0x00
	crc16	0xE4 0x57
Command packet	commandTag	0x05 – FillMemory
	flags	0x00
	Reserved	0x00
	parameterCount	0x03
	startAddress	0x00007000
	byteCount	0x00000800
	patternWord	0x12345678

The FillMemory command has no data phase.

Response: upon successful execution of the command, the target (MCU flashloader) returns a GenericResponse packet with a status code set to kStatus_Success, or to an appropriate error status code.

4.9 Execute command

The execute command results in the flashloader setting the program counter to the code at the provided jump address, R0 to the provided argument, and a Stack pointer to the provided stack pointer address. Prior to the jump, the system is returned to the reset state.

The Jump address, function argument pointer, and stack pointer are the parameters required for the Execute command. If the stack pointer is set to zero, the called code is responsible for setting the processor stack pointer before using the stack.

Table 32. Parameters for Execute command

Byte #	Command
0 - 3	Jump address
4 - 7	Argument word
8 - 11	Stack pointer address

The Execute command has no data phase.

Response: Before running the Execute command, the target validates the parameters and returns a GenericResponse packet with a status code either set to kStatus_Success or an appropriate error status code.

4.10 Call command

The Call command executes a function that is written in memory at the address sent in the command. The address needs to be a valid memory location residing in accessible flash (internal or external) or in RAM. The command supports the passing of one 32-bit argument. Although the command supports a stack address, at this time the call still takes place using the current stack pointer. After execution of the function, a 32-bit value is returned in the generic response message.




Figure 12. Protocol sequence for call command

Table 33. Parameters for Call command

Byte #	Command
0 - 3	Call address
4 - 7	Argument word
8 - 11	Stack pointer

Response: The target returns a GenericResponse packet with a status code either set to the return value of the function called or set to kStatus_InvalidArgument (105).

4.11 Reset command

The Reset command results in the flashloader resetting the chip.

The Reset command requires no parameters.




Table 34. Reset command packet format example

Reset	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x04 0x00
	crc16	0x6F 0x46
Command packet	commandTag	0x0B - reset
	flags	0x00
	reserved	0x00
	parameterCount	0x00

The Reset command has no data phase.

Response: The target returns a GenericResponse packet with status code set to kStatus_Success before resetting the chip.

The Reset command can also be used to switch boot from flash after successful flash image provisioning via the flashloader. After issuing the reset command, allow 5 seconds for the user application to start running from flash.

4.12 FlashProgramOnce/eFuseProgramOnce command

The FlashProgramOnce/ eFuseProgramOnce command writes data (that is provided in a command packet) to a specified range of bytes in the program once field. Special care must be taken when writing to the program once field.

- The program once field only supports programming once, so any attempt to reprogram a program once field gets an error response.
- Writing to the program once field requires the byte count to be 4.

The FlashProgramOnce command uses three parameters: index, byteCount, and data.

Table 35. Parameters for FlashProgramOnce command

Byte #	Command
0 - 3	Index of program once/ eFuse field
4 - 7	Byte count (must be 4 or 8 for a FlashProgramOnce; must be 4 for eFuseProgramOnce)
8 - 11	Data
12 - 16	Data




Figure 14. Protocol sequence for FlashProgramOnce command

Table 36. FlashProgramOnce packet format example

FlashProgramOnce	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4, kFramingPacketType_Command
	length	0x10 0x00

Table continues on the next page...

Table 36. FlashProgramOnce packet format example (continued)

FlashProgramOnce	Parameter	Value
	crc16	0x7E4 0x89
Command packet	commandTag	0x0E – FlashProgramOnce
	flags	0
	reserved	0
	parameterCount	3
	index	0x0000_0000
	byteCount	0x0000_0004
	data	0x1234_5678

Response: upon successful execution of the command, the target (MCU flashloader) returns a GenericResponse packet with a status code set to kStatus_Success, or to an appropriate error status code.

4.13 FlashReadOnce/eFuseReadOnce command

The FlashReadOnce/eFuseReadOnce command returns the contents of the program once field by given index and byte count. The FlashReadOnce command uses 2 parameters: index and byteCount.

Table 37. Parameters for FlashReadOnce command

Byte #	Parameter	Description
0 - 3	index	Index of the program once field (to read from)
4 - 7	byteCount	Number of bytes to read and return to the caller (must be 4 for eFuseReadOnce)




Figure 15. Protocol sequence for FlashReadOnce command

Table 38. FlashReadOnce packet format example

FlashReadOnce	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4
	length	0x0C 0x00
	crc	0xC1 0xA5
Command packet	commandTag	0x0F – FlashReadOnce
	flags	0x00
	reserved	0x00
	parameterCount	0x02
	index	0x0000_0000
	byteCount	0x0000_0004

Table 39. FlashReadOnce response format example

FlashReadOnce response	Parameter	Value
Framing packet	start byte	0x5A
	packetType	0xA4
	length	0x10 0x00

Table continues on the next page...

Table 39. FlashReadOnce response format example (continued)

FlashReadOnce response	Parameter	Value
	crc	0x3F 0x6F
Command packet	commandTag	0xAF
	flags	0x00
	reserved	0x00
	parameterCount	0x03
	status	0x0000_0000
	byteCount	0x0000_0004
	data	0x1234_5678

Response: Upon successful execution of the command, the target returns a FlashReadOnceResponse packet with a status code set to kStatus_Success, a byte count and corresponding data read from Program Once Field upon successful execution of the command, or returns with a status code set to an appropriate error status code and a byte count set to 0.

4.14 Configure Memory command

The Configure Memory command configures an external memory device using a pre-programmed configuration image. The parameters passed are memory ID and memory address containing the configuration data. The configuration data is written to a RAM or flash location and then this command directs the flashloader to use the data at that location to configure the external memory devices. See Chapter 6, External Memory Support, for configuration data details.

Table 40. Parameters for Configure Memory command

Byte #	Parameter
0 – 3	Memory ID
4 – 7	Configuration block address

Response: The target (MCU flashloader) returns a GenericResponse packet with a status code either set to kStatus_Success upon successful execution of the command, or set to an appropriate error code.




Figure 16. Configure memory

4.15 ReceiveSBFile command

The ReceiveSBFile command starts the transfer of an SB file to the target. The command only specifies the size in bytes of the SB file that is sent in the data phase. The SB file is processed as it is received by the flashloader.

Table 41. Parameters for ReceiveSBFile command

Byte #	Parameter
0 - 3	Byte count

Data Phase: The ReceiveSBFile command has a data phase. The host sends data packets until the number of bytes of data specified in the byteCount parameter of the ReceiveSBFile command are received by the target.

Response: The target returns a GenericResponse packet with a status code set to the kStatus_Success upon successful execution of the command, or set to an appropriate error code.

4.16 GenerateKeyBlob command

The GenerateKeyBlob command has two steps. The first step starts the transfer of the data encryption key (DEK) to the target. While the second step tells bootloader to generate the key blob, and then starts the transfer of the key blob from the target.

Table 42. Parameters for GenerateKeyBlob Command

Byte #	Parameter	Description
0-3	Key selection	The blob key encryption key(BKEK) selected to wrap the blob key(BK) <ul style="list-style-type: none"> • 0 1: OTPMK(default) • 2: ZMK from SNVS • 3: CMK from SNVS.
4-7	Key length	The byte count of DEK
8-11	Operation step	The step of the GenerateKeyBlob command <ul style="list-style-type: none"> 0: sending DEK to the target 1: let the target to generate the key blob, and receive it from the target

NOTE

- Not all targets support selecting ZMK or CMK as the BKEK.
- The GenerateKeyBlob must start with “Operation phase = 0”, and end with “Operation phase = 1”. The behavior is unpredictable for any other sequence.

Data Phase The GenerateKeyBlob command has a data phase.

At the first step (Operation phase = 0), the host sends data packets until the number of bytes of DEK specified in the “Key length” parameter of the GenerateKeyBlob command are received by the target.

At the second step (Operation phase = 1), the host pulls data packets until the number of bytes of data specified in the “Blob byte count” parameter of the GenerateKeyBlobResponse.

Response The target returns two type of response packet for each steps.

At the first step, the target returns a GenericResponse packet with a status code.

At the second step, the target returns a GenerateKeyBlobResponse packet with a status code and the byte count of the key blob.

At the end of the data phase for each steps, the target returns a GenericResponse packet in response to the result of the data phase.

Chapter 5

Supported peripherals

5.1 Introduction

This section describes the peripherals supported by the MCU flashloader.

5.2 UART peripheral

The MCU flashloader integrates an autobaud detection algorithm for the UART peripheral, thereby providing flexible baud rate choices.

Autobaud feature: If UART n is used to connect to the flashloader, then the UART n _RX pin must be kept high and not left floating during the detection phase in order to comply with the autobaud detection algorithm. After the flashloader detects the ping packet (0x5A 0xA6) on UART n _RX, the flashloader firmware executes the autobaud sequence. If the baudrate is successfully detected, then the flashloader sends a ping packet response [(0x5A 0xA7), protocol version (4 bytes), protocol version options (2 bytes), and crc16 (2 bytes)] at the detected baudrate. The MCU flashloader then enters a loop, waiting for flashloader commands via the UART peripheral.

NOTE

The data bytes of the ping packet must be sent continuously (with no more than 80 ms between bytes) in a fixed UART transmission mode (8-bit data, no parity bit, and 1 stop bit). If the bytes of the ping packet are sent one-by-one with more than an 80 ms delay between them, then the autobaud detection algorithm may calculate an incorrect baud rate.

Supported baud rates: The baud rate is closely related to the MCU core and system clock frequencies. Typical baud rates supported are 9600, 19200, 38400, and 57600.

Packet transfer: After autobaud detection succeeds, flashloader communications can take place over the UART peripheral. The following flow charts show:

- How the host detects an ACK from the target
- How the host detects a ping response from the target
- How the host detects a command response from the target




Figure 18. Host reads an ACK from target via UART




Figure 5-2. Host reads a ping response from target via UART

Figure 19. Host reads a ping response from target via UART




Figure 20. Host reads a command response from target via UART

5.3 USB HID peripheral

The MCU flashloader supports loading data into flash via the USB peripheral. The target is implemented as a USB HID class.

USB HID does not use framing packets. Instead, the packetization inherent in the USB protocol itself is used. The ability for the device to NAK Out transfers (until they can be received) provides the required flow control. The built-in CRC of each USB packet provides the required error detection.

5.3.1 Device descriptor

The MCU Flashloader configures the default USB VID/PID/Strings as shown below:

Default VID/PID:

- For legacy FSL device
 - VID = 0x15A2
 - PID = 0x0073
- For NXP device
 - VID = 0x1FC9
 - PID = 0x007F

Default Strings:

- For legacy FSL device
 - Manufacturer [1] = "Freescale Semiconductor Inc."
 - Product [2] = "Kinetic bootloader"
- For NXP device
 - Manufacturer [1] = "NXP Semiconductor Inc."
 - Product [2] = "Kinetic bootloader"

5.3.2 Endpoints

The HID peripheral uses 3 endpoints:

- Control (0)
- Interrupt IN (1)
- Interrupt OUT (2)

The Interrupt OUT endpoint is optional for HID class devices, but the MCU flashloader uses it as a pipe, where the firmware can NAK send requests from the USB host.

5.3.3 HID reports

There are 4 HID reports defined and used by the flashloader USB HID peripheral. The report ID determines the direction and type of packet sent in the report. Otherwise, the contents of all reports are the same.

Table 43. HID reports

Report ID	Packet type	Direction
1	Command	OUT
2	Data	OUT
3	Command	IN
4	Data	IN

For all reports, these properties apply:

Table 44. Report properties

Usage Min	1
Usage Max	1
Logical Min	0
Logical Max	255
Report Size	8
Report Count	34

Each report has a maximum size of 34 bytes. This is derived from the minimum flashloader packet size of 32 bytes, plus a 2-byte report header that indicates the length (in bytes) of the packet sent in the report.

NOTE

In the future, the maximum report size may be increased, to support transfers of larger packets. Alternatively, additional reports may be added with larger maximum sizes.

The actual data sent in all of the reports looks like:

Table 45. Report data

0	Report ID
1	Packet Length LSB
2	Packet Length MSB
3	Packet[0]

Table continues on the next page...

Table 45. Report data (continued)

4	Packet[1]
5	Packet[2]
	...
N+3-1	Packet[N-1]

This data includes the Report ID, which is required if more than one report is defined in the HID report descriptor. The actual data sent and received has a maximum length of 35 bytes. The Packet Length header is written in little-endian format, and it is set to the size (in bytes) of the packet sent in the report. This size does not include the Report ID or the Packet Length header itself. During a data phase, a packet size of 0 indicates a data phase abort request from the receiver.

Chapter 6

External memory support

6.1 Introduction

This section describes the external memory devices supported by the MCU flashloader. To use an external memory device correctly, the device must be enabled with the corresponding configuration profile. If the external memory device is not enabled, then it cannot be accessed by the flashloader. The MCU flashloader enables specific external memory devices using memory identifiers, as shown below.

Table 46. Memory ID for external memory devices

Memory identifier	External memory device
0x01	Serial NOR over QuadSPI module
0x08	Parallel NOR over SEMC module
0x09	Serial NOR over FlexSPI module
0x0a	Serial NOR over SPIFI
0x100	SLC raw NAND over SEMC module
0x101	Serial NAND over FlexSPI module
0x110	Serial NOR/EEPROM over LPSPI module
0x111	I2C NOR/EEPROM memory
0x120	SD over uSDHC
0x121	eMMC over uSDHC

6.2 Serial NOR Flash through FlexSPI

The MCU Flashloader supports read, write, and erase of external Serial NOR Flash devices via the FlexSPI Module. Before accessing Serial NOR Flash devices, the FlexSPI module must be configured properly using a simplified FlexSPI NOR Config option block or a complete 512-byte FlexSPI NOR Configuration Block. The flashloader can generate the 512-byte FlexSPI NOR Configuration Block based on the simplified Flash Configuration Option Block for most Serial NOR Flash devices in the market. To protect Intellectual Property on external Serial NOR Flash, the Flashloader also supports image encryption and programming using OTPMK/SNVs keys if the chip includes the BEE or OTFAD module. See the [Security Utilities](#) and [FlexSPI NOR On-chip OTFAD Pre-encryption Option Block](#) chapters for additional information.

6.2.1 FlexSPI NOR Configuration Block

Table 47. Memory ID for external memory devices

Name	Offset	Size (bytes)	Description
Tag	0x000	4	0x42464346, ascii:"FCFB"
Version	0x004	4	0x56010000 [07:00] bugfix [15:08] minor

Table continues on the next page...

Table 47. Memory ID for external memory devices (continued)

Name	Offset	Size (bytes)	Description
			[23:16] major = 1 [31:24] ascii 'V'
-	0x008	4	Reserved
readSampleClkSrc	0x00c	1	0 – Internal loopback 1 – loopback from DQS pad 3 – Flash provided DQS
csHoldTime	0x00d	1	Serial Flash CS Hold Time Recommend default value is 0x03
csSetupTime	0x00e	1	Serial Flash CS Setup Time Recommend default value is 0x03
columnAdressWidth	0x00f	1	3 – For HyperFlash/HyperRAM 12/13 – For Serial NAND, see datasheet to find correct value 0 – Other devices
deviceModeCfgEnable	0x010	1	Device Mode Configuration Enable feature 0 – Disabled 1 – Enabled
deviceModeType	0x011	1	Specify the Configuration command type 0 - Generic Command 1 - Quad Enable 2 - SPI to OPI Others - Reserved
waitTimeCfgCommands	0x012	2	Wait time for all configuration commands, unit: 100us. 0 - Use read status command to determine the busy status for configuration commands Others - Delay "waitTimeCfgCommads"

Table continues on the next page...

Table 47. Memory ID for external memory devices (continued)

Name	Offset	Size (bytes)	Description
			* 100us for configuration commands
deviceModeSeq	0x014	4	Sequence parameter for device mode configuration [7:0] LUT sequence number [15:8] LUT sequence index for this sequence [31:16] Reserved for future use
deviceModeArg	0x018	4	Device Mode argument, effective only when deviceModeCfgEnable = 1
configCmdEnable	0x01c	1	Config Command Enable feature 0 – Disabled 1 – Enabled
configModeType	0x01d	3	Configure mode type, the same definition as "deviceModeType"
configCmdSeqs	0x020	12	Sequences for Config Command, allow 4 separate configuration command sequences
-	0x02c	4	Reserved
cfgCmdArgs	0x030	12	Arguments for each separate configuration command sequence
-	0x03c	4	Reserved
controllerMiscOption	0x040	4	Bit0 – Enable differential clock Bit2 – Enable Parallel Mode Bit3 – Enable Word Addressable Bit4 – Enable Safe Config Freq Bit5 – Enable Pad Setting Override Bit6 – Enable DDR Mode Others - Reserved

Table continues on the next page...

Table 47. Memory ID for external memory devices (continued)

Name	Offset	Size (bytes)	Description
deviceType	0x044	1	1 - Serial NOR 2 - Serial NAND
sflashPadType	0x045	1	1 – Single pad 2 – Dual pads 4 – Quad pads 8 – Octal pads Others - Invalid value
serialClkFreq	0x046	1	Device specific value, check System Boot chapter in the SoC RM for more details
lutCustomSeqEnable	0x047	1	0 - Use pre-defined LUT sequence index and number 1 - Use LUT sequence parameters provided in this block
Reserved	0x048	8	Reserved
sflashA1Size	0x050	4	For SPI NOR, need to fill with actual size For SPI NAND, need to fill with actual size * 2
sflashA2Size	0x054	4	For SPI NOR, need to fill with actual size For SPI NAND, need to fill with actual size * 2
sflashB1Size	0x058	4	For SPI NOR, need to fill with actual size For SPI NAND, need to fill with actual size * 2
sflashB2Size	0x05c	4	For SPI NOR, need to fill with actual size For SPI NAND, need to fill with actual size * 2
csPadSettingOverride	0x060	4	Set to 0 if it is not supported
sclkPadSettingOverride	0x064	4	Set to 0 if it is not supported
dataPadSettingOverride	0x068	4	Set to 0 if it is not supported
dqsPadSettingOverride	0x06c	4	Set to 0 if it is not supported

Table continues on the next page...

Table 47. Memory ID for external memory devices (continued)

Name	Offset	Size (bytes)	Description
timeoutInMs	0x070	4	Maximum wait time during read/write Not used in ROM
commandInterval	0x074	4	Unit: ns Currently, it is used for SPI NAND at high working frequency
dataValidTime	0x078	4	Time from clock edge to data valid edge, unit ns This field is used when the FlexSPI Root clock is less than 100MHz and the read sample clock source is device provided DQS signal without CK2 support [31:16] data valid time for DLLB in terms of 0.1ns [15:0] data valid time for DLLA in terms of 0.1ns
busyOffset	0x07c	2	busy bit offset, valid range :0-31
busyBitPolarity	0x07e	2	0 – busy bit is 1 if device is busy 1 – busy bit is 0 if device is busy
lookupTable	0x080	256	Lookup table
lutCustomSeq	0x180	48	Customized LUT sequence, see below table for details
-	0x1b0	16	Reserved
pageSize	0x1c0	4	Flash Page size
sectorSize	0x1c4	4	Flash Sector Size
ipCmdSerialClkFreq	0x1c8	1	IP Command Clock Frequency, the same definition as "serialClkFreq"
isUniformBlockSize	0x1c9	1	Sector / Block size is identical or not
-	0x1ca	2	-
serialNorType	0x1cc	1	Serial NOR Flash Type:

Table continues on the next page...

Table 47. Memory ID for external memory devices (continued)

Name	Offset	Size (bytes)	Description
			0 - Extended SPI 1 - HyperBus 2 - Octal DDR
needExitNoCmdMode	0x1cd	1	Reserved, set to 0
halfClkForNonReadCmd	0x1ce	1	Divide the clock for SDR command by 2 Need to set for the device that only supports DDR read, other commands are SDR commands
needrestorNoCmdMode	0x1cf	1	Reserved, set 0
blockSize	0x1d0	4	Flash Block size
-	0x1d4	44	Reserved

NOTE

To customize the LUT sequence for some specific device, users need to enable "lutCustomSeqEnable" and fill in corresponding "lutCustomSeq" field specified by the command index below.

For Serial (SPI) NOR, the pre-defined LUT index is as following:

Table 48. Lookup table index pre-assignment for FlexSPI NOR

Name	Index in lookup table	Description
Read	0	Read command Sequence
ReadStatus	1	Read Status command
ReadStatusXpi	2	Read Status command under OPI mode
WriteEnable	3	Write Enable command sequence
WriteEnableXpi	4	Write Enable command under OPI mode
EraseSector	5	Erase Sector Command
EraseBlock	8	Erase Block Command
PageProgram	9	Page Program Command
ChipErase	11	Full Chip Erase
ExitNoCmd	15	Exit No Command Mode as needed
Reserved	6,7,10,12,13,14	All reserved indexes can be freely used for other purpose

6.2.2 FlexSPI NOR Configuration Option Block

The FlexSPI NOR Configuration Option Block is organized by 4-bit unit. It is expandable, and current definition of the block is as shown in the following table.

The Flashloader detects FNORCB using the read SFDP command supported by most flash devices that are JESD216(A/B)-compliant. However, JESD216A/B only defines the dummy cycles for Quad SDR reads. In order to get the dummy cycles for DDR/DTR read mode, the flashloader supports auto probing by writing test patterns to offset 0x200 on the external memory devices. To get optimal timing, the readSampleClkSrc is set to 1 for Flash devices that do not support external provided DQS pad input. It is set to 3 for flash devices that do support external provided DQS pad input, such as HyperFlash. FlexSPI_DQS pad is not used for any other purpose.

Table 49. FlexSPI NOR Configuration Option Block

Offset	Field	Description							
0	Option0								
		TAG [31:28]	Option size [27:24]	Device detection type [23:20]	Query CMD Pad(s) [19:16]	CMD Pad(s) [15:12]	Quad Enable Type [11:8]	Misc [7:4]	Max Freq [3:0]
		0x0C	Size in bytes = (Option Size + 1) * 4	0 - QuadSPI SDR 1 - QuadSPI DDR 2 - HyperFLA SH 1V8 3 - HyperFLA SH 3V 4 - MXIC OPI DDR 6 - Micron OPI DDR 8 - Adesto OPI DDR	0 - 1 2 - 4 3 - 8	0 - 1 2 - 4 3 - 8	1 - QE bit is bit 6 in StatusReg 1 2 - QE bit is bit 1 in StatusReg 2 3 - QE bit is in bit7 in StatusReg 2 4 - QE bit is bit 1 in StatusReg 2, enable command is 0x31	3 - Byte order is swapped under OPI DDR mode 5 - Internal loopback 6 - SPI mode	Device-specific, see System Boot chapter in SoC RM for more details
4	Option1 Optional								
		flash_connection[31:28]	drive_strength[27:24]	Reserved [15:8]		Dummy Cycle [7:0]			
		0 - PortA 1 - Parallel Mode 2 - PORTB	The drive strength of FlexSPI pad. See IOMUXC chapter in SoC RM for more details.	dqs_pinmux_group [23:20] 0 - primary group 1 - secondary group pinmux_group [19:16] 0 - primary group 1 - secondary group		0 - Use auto-probing dummy cycle Others - dummy cycles provided in data sheet			

- Tag - Fixed as 0x0C.

- Option Size - Provide scalability for future use, the option block size equals to (Option size + 1) * 4 bytes.
- Device Detection type - Software defined device types used for config block auto detection.
- Query Command Pad(s) - Command pads (1/4/8) for the SFDP command.
- CMD pad(s) - Commands pads for the Flash device (1/4/8). For devices that use 1-1-4, 1-4-4, 1-1-8, or 1-8-8 mode, CMD pad(s) value is always 0x0. For devices that only support 4-4-4 mode for high performance, CMD pads value is 2. For devices that only support 8-8-8 mode for high performance, CMD pads value is 3.
- Quad Enable Type - Specify the Quad Enable sequence. Only applicable for devices that are JESD216-compliant. This field is ignored if device supports JESD216A or later version.
- Misc - Specify miscellaneous mode for selected flash type.
- Max Frequency - The maximum frequency for the specified flash device.
- Dummy Cycle - User provided dummy cycles for SDR/DDR read command.

6.2.2.1 Typical use cases for FlexSPI NOR Configuration Block

- QuadSPI NOR - Quad SDR Read: option0 = 0xc0000006 (100 MHz).
- QuadSPI NOR - Quad DDR Read: option0 = 0xc0100003 (60 MHz).
- HyperFlash 1V8: option0 = 0xc0233007 (133 MHz).
- HyperFlash 3V0: option0 = 0xc0333006 (100 MHz).
- MXIC OPI DDR: option0 = 0xc0403006 (100 MHz), for devices where data order is consistent between SDR mode and DDR mode, option0 = 0xc0403036, for device that the data order is inconsistent between SDR mode and DDR mode.
- Micron Octal DDR: option0=0xc0600006 (100 MHz).
- Micron OPI DDR: option0=0xc0603006 (100 MHz), SPI->OPI DDR.
- Micron OPI DDR (DDR read enabled by default): option0=0xc0633006(100 MHz).
- Adesto OPI DDR: option0=0xc0803007(133 MHz).

6.2.2.2 Programming Serial NOR Flash device using FlexSPI NOR Configuration Option Block

The MCU Flashloader supports generating complete FNORCB using the configure-memory command. It also supports programming the generated FNORCB to the correct offset (0x0/0x400, depending on the MCU model) of the flash memory using a specific option "0xF000000F". An example for configuring and accessing HyperFlash (assuming it is a blank HyperFlash device) is mentioned below.

```
blhost -u -- fill-memory 0x2000 0x04 0xc0233007 (write option block to SRAM address 0x2000)
blhost -u -- configure-memory 0x09 0x2000 (configure HyperFLASH using option block)
blhost -u -- fill-memory 0x3000 0x04 0xf000000f (write specific option to SRAM address 0x3000)
blhost -u -- configure-memory 0x09 0x3000 (program FNORCB to the correct offset of HyperFLASH)
blhost -u -- write-memory <addr> image.bin
```

6.2.2.3 Select the FLEXSPI instance

The MCU Flashloader supports selecting the FLEXSPI instance via 0xcf90000<x> on the SoC which supports multiple FLEXSPI instances, here the x is the index of the FLEXSPI instance.

Take RT1170 as an example, below is the sequence to select the FLEXSPI instance via the Flashloader:

```
blhost -u -- fill-memory 0x2000 4 0xcf900001
blhost -u -- configure-memory 9 0x2000
```

6.2.2.4 FlexSPI Instance Selection using FlexSPI NOR Configuration Option Block

For certain MCU parts, multiple instances are available. The MCU Flashloader supports instance selection via the FlexSPI NOR Configuration Option Block.

Table 50. FlexSPI NOR Configuration Option Block option

Offset	Field	Description		
0	Option0	TAG[31:20]	Reserved[19:4]	Instance[3:0]
		0xCF9	Set 0	1 - Instance 1 selected 2 - Instance 2 selected Otherwise - Undefined

Below is an example of instance selection.

```
blhost -u -- fill-memory 0x20000000 4 0xc900002 (Instance 2 to be chosen)
```

```
blhost -u -- configure-memory 9 0x20000000 (Issue the option)
```

If an instance selection option is issued, it is highly recommended to perform a thorough FlexSPI NOR configuration just following the selection.

NOTE

This section applies to RT1176 Flashloader only.

6.2.3 FlexSPI NOR On-chip OTFAD Pre-encryption Option Block

OTFAD module performs in-place decryption of a pre-encrypted boot image in a serial NOR flash via FlexSPI. When an SNVS key is intended to be the OTFAD KEK, the pre-encryption has to be done on-chip and the flow is implemented in the MCU flashloader as a reference. Prior to the on-chip encryption, the On-chip OTFAD Pre-encryption Option Block is required for the flashloader.

The definition of the option block is shown in the following table.

Table 51. FlexSPI NOR Configuration Option Block

Offset	Field	Description				
0	Option	TAG [31:28]	Reserved [27:16]	SNVS High 128b Selected [15:12]	Context Count [11:8]	Keyblob Offset in 256k [7:0]
		0x0E		0 – SNVS[12:7:0] 1 – SNVS[25:5:128] Else - Forbidden	1,2,3,4 – OTFAD context number Else - Forbidden	OTFAD keyblob storage offset in 256k

Table 51. FlexSPI NOR Configuration Option Block (continued)

Offset	Field	Description
4	Context 1 Start Addr	Bus address of the mandatory first context's start. For example, 0x60001000
8	Context 1 End Addr	Bus address of the mandatory first context's end. For example, 0x60001fff
12	Context 2 Start Addr	Bus address of the optional 2nd context's start. For example, 0x60002000
16	Context 2 End Addr	Bus address of the optional 2nd context's end. For example, 0x60002fff
20	Context 3 Start Addr	Bus address of the optional 3rd context's start. For example, 0x60003000
24	Context 3 End Addr	Bus address of the optional 3rd context's end. For example, 0x60003fff
28	Context 4 Start Addr	Bus address of the optional 4th context's start. For example, 0x60004000
32	Context 4 End Addr	Bus address of the optional 4th context's end. For example, 0x60007fff

- Tag - Fixed as 0x0E.
- SNVS High 128b Selected – Decides which part of SNVS is selected as the KEK. 0 stands for SNVS[127:0] and 1 for SNVS[255:128]. The given value should be equivalent to the eFuse OTFAD_KEY_SEL
- Context Count – Number of OTFAD contexts following the option block. There should be 1 to 4 contexts
- Keyblob Offset in 256k – Specify the OTFAD keyblob storage offset in 256k from the base address of FlexSPI NOR flash. Typically, 0 is used with the pre-encryption of a normal boot image, and a non-zero value with a redundant boot image. The given value should be equivalent to the eFuse XSPI_FLASH_SEC_IMG_OFFSET_VALUE
- Context # Start Addr – AHB bus address of the corresponding context's start. The address should be 1k-aligned
- Context # End Addr – AHB bus address of the corresponding context's end. The address plus 1 should be 1k-aligned. There is at least one context so start and end addresses of context 1 must exist. The segment specified in a context should be within the FlexSPI NOR flash's address space, and should not overlap another segment or the keyblob

NOTE

This section is applicable to RT1011 Flashloader only.

6.2.3.1 On-chip pre-encryption using the Option Block

An example of configuring and accessing a blank serial NOR flash is given below. Prior to the example, the flash should have been configured as stated in [FlexSPI NOR Configuration Block](#)

```
blhost -u -- fill-memory 0x3000 0x04 0xe0001100 (context count is 1)
blhost -u -- fill-memory 0x3004 4 0x60001000 (context 1 start addr, 2 does not exist)
blhost -u -- fill-memory 0x3008 4 0x6000ffff (context 1 end addr)
blhost -u -- configure-memory 9 0x3000 (configure the flash)
```

Once configuration is complete, the flashloader generates an OTFAD keyblob, encrypts it with the KEK, and programs it to the correct location of a serial NOR flash (typically offset 0x0 from the base address of FlexSPI NOR flash). For confidentiality, the AES-CTR keys and counters in the keyblob is randomly generated with TRNG instead of specified manually.

```
blhost -u -- write-memory 0x60001000 image.bin (plaintext image encrypted and programmed)
```

Data to be written to the address space 0x60001000~0x6000ffff is automatically encrypted before being programmed.

Below is another example where the Keyblob Offset in 256k field is non-zero.

```
blhost -u -- fill-memory 0x3000 0x04 0xe0001101 (256k offset)
blhost -u -- fill-memory 0x3004 4 0x60001000 (no offset on context addresses)
blhost -u -- fill-memory 0x3008 4 0x6000ffff
blhost -u -- configure-memory 9 0x3000
```

The OTFAD keyblob is now programmed with an extra 256k (0x40000) offset. It is necessary that the FNORCB be programmed with the identical offset, so it is highly recommended that the FNORCB be embedded in image.bin at the correct offset.

```
blhost -u -- write-memory 0x60041000 image.bin (also be programmed with the identical offset)
```

NOTE

SNVS keys are constantly 0 if HAB is open. To obtain full confidentiality, the flow above should be performed on a HAB-closed part with a signed flashloader. In this case, the bootable image.bin should also be pre-signed.

6.3 Serial NAND Flash through FlexSPI

Some MCUs support booting from Serial NAND Flash devices via BootROM. The MCU Flashloader works as a companion to program the boot image into the Serial NAND. The Flashloader supports generating corresponding boot data structures like the FlexSPI NAND Firmware Configuration Block (FCB) and Discovered Bad Block Table (DBBT) required by the BootROM. See the System Boot Chapter in the device reference manual for details regarding FlexSPI NAND boot flow. This chapter only focuses on generating FCB, DBBT, and programming FCB, DBBT, and boot images using Flashloader.

The Flashloader can configure Serial NAND devices using FCB, or a simplified FCB option block. The Flashloader can generate a complete FCB based on the simplified FCB option block.

6.3.1 FlexSPI NAND Firmware Configuration Block (FCB)

FCB is a 1024-byte data structure that contains the optimum NAND timings, page address of Discovered Bad Block Table (DBBT) Search Area firmware info (including the start page address and page count), and more.

Table 52. FlexSPI NAND Firmware Configuration Block Definition

Name	Offset	Size (bytes)	Description
crcChecksum	0x000	4	Checksum
fingerprint	0x004	4	0x4E46_4342 ASCII: "NFCB"
version	0x008	4	0x0000_0001
DBBTSearchStartPage	0x00c	4	Start Page address for bad block table search area
searchStride	0x010	2	Search stride for DBBT and FCB search Not used by ROM, max value is defined in Fusemap. See the Fusemap in SoC RM for more details.
searchCount	0x012	2	Copies on DBBT and FCB Not used by ROM, max value is defined in Fusemap. See the Fusemap in SoC RM for more details.

Table continues on the next page...

Table 52. FlexSPI NAND Firmware Configuration Block Definition (continued)

Name	Offset	Size (bytes)	Description		
firmwareCopies	0x014	4	Firmware copies Valid range 1-8		
Reserved	0x018	40	Reserved for future use Must be set to 0		
firmwareInfoTable	0x40	64	This table consists of (up to 8 entries):		
			Field	Size(Bytes)	Description
			StartPage	4	Start page of this firmware
			pageCount	4	Pages in this firmware
Reserved	0x080	128	Reserved Must be set to 0		
spiNandConfigBlock	0x100	512	Serial NAND configuration block over FlexSPI		
Reserved	0x300	256	Reserved Must be set to 0		

6.3.2 FlexSPI NAND Configuration Block

The optimum Serial NAND parameters are defined in FlexSPI NAND Configuration Block (FNANDCB). FNANDCB is a 512-byte data structure as shown in the following table.

Table 53. FlexSPI NAND Configuration Block Definition

Name	Offset	Size (bytes)	Description
memCfg	0x00	480	The same definition as the first 480 bytes in FlexSPI NOR Configuration Block
pageDataSize	0x1c0	480	Page size in bytes. In general, it is 2048 or 4096
pageTotalSize	0x1c4	4	It equals to 2 ^ width of column address
pagesPerBlock	0x1c8	4	Pages per Block
bypassReadStatus	0x1cc	1	0 - Perform Read Status 1 - Bypass Read Status
bypassEccRead	0x1cd	1	0 - Perform ECC Read

Table continues on the next page...

Table 53. FlexSPI NAND Configuration Block Definition (continued)

Name	Offset	Size (bytes)	Description
			1 - Bypass ECC Read
hasMultiPlanes	0x1ce	1	0 - Device has only 1 plane 1 - Device has 2 planes
-	0x1cf	1	Reserved
eccCheckCustomEnable	0x1d0	1	0 - Use the commonly used ECC check command and masks 1 - Use ECC check related masks provide in this configuration block
ipCmdSerialClkFreq	0x1d1	1	Chip specific value, set to 0
readPageTimeUs	0x1d2	2	Wait time during page read, only effective if "bypassReadStatus" is set to 1
eccStatusMask	0x1d4	4	ECC status mask, only effective if "eccCheckCustomEnable" is set to 1
eccFailureMask	0x1d8	4	ECC Check Failure mask, only effective if "eccCheckCustomEnable" is set to 1
blocksPerDevice	0x1dc	4	Blocks in a Serial NAND device
-	0x1e0	32	Reserved

NOTE

For Serial (SPI) NAND, the pre-defined LUT index is as follows:

Table 54. Lookup Table index pre-assignment for FlexSPI

Command Index	Name	Index in lookup table	Description
0	ReadFromCache	0	Read From cache
1	ReadStatus	1	Read Status
2	WriteEnable	3	Write Enable
3	BlockErase	5	Erase block
4	ProgramLoad	9	Program Load
5	ReadPage	11	Read page to cache
6	ReadEccStatus	13	Read ECC Status

Table continues on the next page...

Table 54. Lookup Table index pre-assignment for FlexSPI (continued)

Command Index	Name	Index in lookup table	Description
7	ProgramExecute	14	Program Execute
8	ReadFromCacheOdd	4	Read from Cache while page in odd plane
9	ProgramLoadOdd	10	-
-	Reserved	2, 6, 7, 8, 12, 15	All reserved indexes can be freely used for other purposes

6.3.3 FlexSPI NAND FCB option block

FlexSPI NAND FCB option block defines the major parameters required by FCB, such as image info. The detailed configuration block definition is shown below.

Table 55. FlexSPI NAND FCB option block

Offset	Field	Size	Description		
0	option0	4			
			Offset	Field	Description
			31:28	tag	Fixed to 0x0C
			27:24	searchCount	Valid value: 1-4
			23:20	searchStride	0 - 64 pages 1 - 128 pages 2 - 256 pages 3 - 32 pages NOTE This field is aligned with Fuse definition
			19:12	Reserved	-
			11:8	addressType	0 - byte address 1 - block address
			7:4	Reserved	-
			3:0	Option size	Option size in longword, Min size is 3, Max size is 10
4	nandOptionAddr	4	Address of NAND option defined above		

Table continues on the next page...

Table 55. FlexSPI NAND FCB option block (continued)

Offset	Field	Size	Description		
8	imageInfo	4-32	Image info is a map of below info, maximum entry size is 8		
			Field	Size	Description
			blockCount	2	Maximum allowed blocks for this image
			blockId	2	Start block index for this image

NOTE

- “searchCount” should match the one provisioned in eFUSE
- “searchStride” should match the one provisioned in eFUSE
- “addressType” specifies the address type for the start address of erase, write and read operation in Flashloader
- “Option size” specifies the total size of the option block size in longwords
- “nandOptionAddr” specifies the address that stores FlexSPI NAND Configuration Option
- “imageInfo” is an array that holds each image info used during boot. For example, 0x00040002 means the block Id is 4, maximum allowed block count is 2

6.3.4 FlexSPI NAND Configuration Option Block

Currently, all Serial NAND devices in the market support the same commands. The differences are the NAND size, page size, and more. This option block focuses on these differences, and the detailed block definitions are shown below:

Table 56. FlexSPI NAND Configuration Option Block

Offset	Field	Description																
0	option 0	<table border="1"> <thead> <tr> <th>TAG [31:28]</th> <th>Option size [27:24]</th> <th>Reserved [23:20]</th> <th>Flash size [19:16]</th> <th>Has multiplanes [15:12]</th> <th>Pages Per Block [11:8]</th> <th>Page Size (Kbytes) [7:4]</th> <th>Max Freq [3:0]</th> </tr> </thead> <tbody> <tr> <td>0x0c</td> <td>Size in bytes = (Option Size + 1) * 4</td> <td>0</td> <td>0 - 512Mb 1 - 1Gb 2 - 2Gb 4 - 4Gb</td> <td>0 - 1 plane 1 - 2 planes</td> <td>0 - 64 1 - 128 2 - 256 3 - 32</td> <td>2 - 2KB 4 - 4KB</td> <td>NAND Freq: Device specific</td> </tr> </tbody> </table>	TAG [31:28]	Option size [27:24]	Reserved [23:20]	Flash size [19:16]	Has multiplanes [15:12]	Pages Per Block [11:8]	Page Size (Kbytes) [7:4]	Max Freq [3:0]	0x0c	Size in bytes = (Option Size + 1) * 4	0	0 - 512Mb 1 - 1Gb 2 - 2Gb 4 - 4Gb	0 - 1 plane 1 - 2 planes	0 - 64 1 - 128 2 - 256 3 - 32	2 - 2KB 4 - 4KB	NAND Freq: Device specific
		TAG [31:28]	Option size [27:24]	Reserved [23:20]	Flash size [19:16]	Has multiplanes [15:12]	Pages Per Block [11:8]	Page Size (Kbytes) [7:4]	Max Freq [3:0]									
0x0c	Size in bytes = (Option Size + 1) * 4	0	0 - 512Mb 1 - 1Gb 2 - 2Gb 4 - 4Gb	0 - 1 plane 1 - 2 planes	0 - 64 1 - 128 2 - 256 3 - 32	2 - 2KB 4 - 4KB	NAND Freq: Device specific											
4	option 1	This field is optional, it is effective if option size in option0 is greater than 0.																

Table 56. FlexSPI NAND Configuration Option Block (continued)

Offset	Field	Description			
		Flash_connection [31:28]	Pinmux_group [27:24]	Reserved [23:8]	Manufacturer ID [7:0]
		0 - PortA 2 - PortB	0 - Primary group 1 - Secondary group	Reserved for future use	Actual Manufacturer ID provided in Serial NAND device datasheet. For example, 0x2C is the manufacture ID assigned to Micron.

6.3.5 Example usage with Flashloader

Flashloader can generate FCB and DBBT based on a specified FlexSPI NAND FCB option block.

Assuming FCB parameters are:

- FCB and DBBT copies are 2.
- Firmware copies are 2.
- Firmware 0 starts at block 4, maximum block count is 2.
- Firmware 1 starts at block 8, maximum block count is 2.

Assuming Serial NAND parameters are:

- Flash size: 1 Gb
- Plane number:1
- Pages Per Block: 64
- Page Size: 2 KB
- Maximum Frequency: 80 MHz

Below are the example steps for generating FlexSPI NAND Configuration Option block.

Write FlexSPI NAND Configuration Option Block to SRAM:

```
blhost -u -- fill-memory 0x2030 0x4 0xc0010025
```

Write FlexSPI NAND FCB Option Block to SRAM:

```
blhost -u -- fill-memory 0x2000 0x4 0xc2000104
blhost -u -- fill-memory 0x2004 0x4 0x2030 // nandOptionAddr = 0x2030
blhost -u -- fill-memory 0x2008 0x4 0x00040002 // blockId = 4, blockCount = 2
blhost -u -- fill-memory 0x200c 0x4 0x00080002 // blockId = 8, blockCount = 2
```

Configure Serial NAND using FCB option and NAND option:

```
blhost -u -- configure-memory 0x101 0x2000
```

Erase and Program image

```
blhost -u -- flash-erase-region 0x4 0x2 0x101 // Erase 2 blocks starting from block 4
blhost -u -- write-memory 0x4 image.bin 0x101 // Program image.bin to block 4
blhost -u -- flash-erase-region 0x8 0x2 0x101 // Erase 2 blocks starting from block 8
blhost -u -- write-memory 0x8 image.bin 0x101 // Program image.bin to block 8
```

6.4 SD/eMMC through uSDHC

Some MCUs supports booting from SD/eMMC devices via BootROM. The MCU Flashloader supports flashing the boot image into the SD/eMMC devices. This section explains the usage of SD/eMMC via Flashloader.

6.4.1 SD Configuration Block

The SD Card must be initialized before the Flashloader accesses SD memory. The SD configuration block is a combination of several necessary SD configurations used by Flashloader to initialize the card.

Table 6-10 lists the detailed description of each bits in the SD configuration block.

Table 57. SD Configuration Block Definition

Word index	Bit field	Name	Description
Word0	[31:28]	TAG	SD configuration block tag used to mark if the block is valid or not 0xD: Valid block Others: Invalid
	[27:26]	RSV	0x0
	[25:24]	PWR_DOWN_TIME	SD power down delay time before power up the SD card Only valid when PWR_CYCLE_ENABLE is enable 0: 20 ms 1: 10 ms 2: 5 ms 3: 2.5 ms
23		PWR_POLARITY	SD power control polarity

Table continues on the next page...

Table 57. SD Configuration Block Definition (continued)

			<p>Only valid when PWR_CYCLE_ENABLE is enabled</p> <p>0: Power down when uSDHC.RST is set low</p> <p>1: Power down when uSDHC.RST is set high</p>
	[22:21]	RSV	0x0
	20	PWR_UP_TIME	<p>SD power up delay time to wait voltage regulator output stable</p> <p>Only valid when PWR_CYCLE_ENABLE is enabled</p> <p>0: 5 ms</p> <p>1: 2.5 ms</p>
	19	PWR_CYCLE_ENABLE	<p>Executes a power cycle before starting the initialization progress [1]</p> <p>0: Disable for non-UHSI timing [2]</p> <p>Enable for UHSI timing</p> <p>1: Enable</p>
	[18:15]	RSV	0x0
	[14:12]	TIMING_INTERFACE	<p>SD speed timing selection.</p> <p>0: Normal/SDR12</p> <p>1: High/SDR25</p> <p>2: SDR50</p> <p>3: SDR104</p> <p>4: DDR50 (not support yet)</p> <p>5-7: Reserved</p>
	[11:9]	RSV	0x0
	8	BUS_WIDTH	<p>SD bus width selection.</p> <p>0: 1 bit</p> <p>4-bit for UHSI timing</p> <p>1: 4 bit</p>
	[7:0]	RSV	0x0
Word1	[31:0]	RSV	0x0

NOTE

Flashloader toggles the uSDHC.RST pin to execute the power cycle progress. This needs board-level hardware support. If the hardware does not support controlling SD power, the power cycle progress cannot fully reset the SD card.

NOTE

UHSI timing includes SDR50, SDR104, and DDR50.

6.4.2 Example usage with Flashloader

This section uses the SDR25 timing and 4-bit bus width as an example. To make sure the SD card is reset before the initialization progress, it is suggested to enable the power cycle. Choose the default settings of power cycle.

The hex of the SD configuration block is 0xD0082100.

- Write the configuration block to MCU internal RAM.

```
blhost -u -- fill-memory 0x20000000 0x4 0xD0082100
```

RAM address 0x20000000 is selected as an example. User can select any RAM position which is available to use. The user can also select an address located at an XIP external memory, such as Flex SPI NOR Flash.

- Execute the initialization progress using configure-memory command.

```
blhost -u -- configure-memory 0x120 0x20000000
```

0x120 is the memory ID of eMMC card device. If the eMMC card is initialized successfully, then a "Success" message is received and SD memory is available to be accessed by Flashloader. If an error occurred, see *Chapter 8 Appendix A, "Status and error codes"* for debugging.

- After SD is initialized, the user can use get the property 25 command to check the SD card capacity.

```
blhost -u -- get-property 25 0x120
```

- To program the boot image, the user needs to erase the SD card memory first, then program the image.

```
blhost -u -- flash-erase-region 0x0 0x1000 0x120
blhost -u -- write-memory 0x400 C:\Image\bootImage.bin 0x120
```

0x0 at the flash-erase-region command line and 0x400 at the write-memory command line is the byte offset of the SD memory, not the sector offset. That means 4 K bytes starting from the start address of SD memory are erased, then the boot image *C:\Image\bootImage.bin* is written to the space starting from SD second Block.

- To check if the boot image is programmed successfully, the user can read the data out.

```
blhost -u -- read-memory 0x400 0x1000 0x120
```

In most cases, the user does not need to read the data out to verify if the boot image is written successfully or not. Flashloader guarantees this.

6.4.3 eMMC Configuration Block

Similar to the SD Card, eMMC also must be initialized before accessing it. The eMMC configuration block is used to tell Flashloader how to initialize the eMMC device. To use the fast boot feature offered by BootROM, eMMC also must be pre-configured. The fast boot configuration is also included in the eMMC configuration block.

The below table lists the detailed description of each bits in the eMMC configuration block.

Table 58. eMMC Configuration Block Definition

Word index	Bit field	Name	Description
Word0	[31:28]	TAG	eMMC configuration block tag used to mark if the block is valid or not 0xC: Valid block Others: Invalid
	27	RSV	0x0
	[26:24]	PARTITION_ACCESS	Select eMMC partition which the Flashloader write the image or data to 0: User data area 1: Boot partition 1 2: Boot partition 2 3: RPMB 4: General Purpose partition 1 5: General Purpose partition 2 6: General Purpose partition 3 7: General Purpose partition 4
	23	RSV	0x0
	[22:20]	BOOT_PARTITION_ENABLE	Select the boot partition used for fast boot Only valid when BOOT_CONFIG_ENABLE is set 0: Not enabled 1: Boot partition 1 2: Boot partition 2 3-6: Reserved 7: User data area
	[19:18]	RSV	0x0
	[17:16]	BOOT_BUS_WIDTH	Select the bus width used for fast boot 0: x1(SDR), x4(DDR) 1: x4(SDR,DDR) 2: x8(SDR,DDR)

Table continues on the next page...

Table 58. eMMC Configuration Block Definition (continued)

			3: Reserved
[15:12]	TIMING_INTERFACE	Select the bus timing when Flashloader accesses eMMC memory 0: Normal 1: HS 2: HS200(Not support yet) 3: HS400(Not support yet) 4-15: Reserved	
[11:8]	BUS_WIDTH	Select the bus width when Flashloader accesses eMMC memory 0: x1 SDR 1: x4 SDR 2: x8 SDR 3-4: Reserved 5: x4 DDR 6: x8 DDR 7-15: Reserved	
[7:6]	RSV	0x0	
[5:4]	BOOT_MODE	0: Normal 1: HS 2: DDR 3: Reserved	
3	RESET_BOOT_BUS_CONDITIONS	Configure eMMC behavior after exiting fast boot 0: Reset to x1,SDR,Normal 1: Retain boot config	
2	BOOT_ACK	Configure eMMC ACK behavior at fast boot. 0: NO ACK 1: ACK	
1	RSV	0x0	
0	BOOT_CONFIG_ENABLE	Determine if write fast boot configurations into eMMC or not [2]	

Table continues on the next page...

Table 58. eMMC Configuration Block Definition (continued)

			<p>0: Boot configuration will be ignored</p> <p>1: Boot configuration will be written into device</p>
Word1	[31:26]	RSV	0x0
	[25:24]	PWR_DOWN_TIME	<p>eMMC power down delay time before power up the eMMC card</p> <p>Only valid when PWR_CYCLE_ENABLE is enabled</p> <p>0: 20 ms</p> <p>1: 10 ms</p> <p>2: 5 ms</p> <p>3: 2.5 ms</p>
	23	PWR_POLARITY	<p>eMMC power control polarity.</p> <p>Only valid when PWR_CYCLE_ENABLE is enabled</p> <p>0: Power down when uSDHC.RST set low</p> <p>1: Power down when uSDHC.RST set high</p>
	[22:21]	RSV	0x0
	20	PWR_UP_TIME	<p>eMMC power up delay time to wait voltage regulator output stable</p> <p>Only valid when PWR_CYCLE_ENABLE is enabled</p> <p>0: 5 ms</p> <p>1: 2.5 ms</p>
	19	PWR_CYCLE_ENABLE	<p>Execute a power cycle before start the SD initialization progress</p> <p>0: Disable</p> <p>1: Enable</p>
	18	1V8_ENABLE	<p>Select if set uSDHC.VSELECT pin</p>

Table continues on the next page...

Table 58. eMMC Configuration Block Definition (continued)

			0: Not set vselect pin 1: Set vselect pin high
	[17:0]	RSV	0x0

NOTE

Fast boot configuration includes BOOT_PARTITION_ENABLE, BOOT_BUS_WIDTH, BOOT_MODE, RESET_BOOT_BUS_CONDITIONS, and BOOT_ACK.

6.4.4 Example usage with Flashloader

This section uses the 8-bit DDR mode as an example, and boot image is written to the user data area. After writing the boot image, the user wants boot ROM to boot the image via fast boot to decrease the boot time. Fast boot also uses the same mode (8-bit DDR mode). ACK is enabled for fast boot.

The hex of the eMMC configuration block is 0xC0721625, 0x00000000

- Write the configuration block to MCU internal RAM.

```
blhost -u -- fill-memory 0x20000000 0x4 0xC0721625
blhost -u -- fill-memory 0x20000004 0x4 0x00000000
```

RAM address 0x20000000 is selected as an example. The user can select any RAM position which is available to use. The user also can select an address located at an XIP external memory, such as Flex SPI NOR Flash.

- Execute the initialization progress using configure-memory command.

```
blhost -u -- configure-memory 0x121 0x20000000
```

0x121 is the memory ID of eMMC card device. If the eMMC card is initialized successfully, then a "Success" message is received. If an error occurred, see *Chapter 9, "Appendix A: status and error codes"* for debugging.

- After step 2, eMMC is available to access. The user can use get the property 25 command to check the eMMC card capacity.

```
blhost -u -- get-property 25 0x121
```

- To program the boot image, the user needs to erase the eMMC card memory before program the image.

```
blhost -u -- flash-erase-region 0x0 0x2000 0x121
blhost -u -- write-memory 0x400 C:\Image\bootImage.bin 0x121
```

the address of eMMC memory in the command line is byte address, not sector address. That means 8 K bytes starting from the start address of eMMC memory are erased, then the boot image *C:\Image\bootImage.bin* writes to eMMC 1st Block.

- To check if the boot image is programmed successfully, the user can read the data out.

```
blhost -u -- read-memory 0x200 0x2000 0x121
```

In most cases, the user does not need to read the data out to verify if the boot image is written successfully or not. Flashloader guarantees this when the user gets a "Success" status for write-memory command.

If user wants to switch to other partitions of the eMMC device, they need to re-configure the eMMC devices two times.

- Select the Boot partition 1, bus width and speed timing are kept unchanged. Fast boot configuration is not necessary if user does not want to update it.

```
blhost -u -- fill-memory 0x20000000 0x4 0xC1001600
blhost -u -- configure-memory 0x121 0x20000000
blhost -u -- flash-erase-region 0x0 0x1000 0x121
blhost -u -- write-memory 0x400 C:\Image\bootPartitionOneImage.bin 0x121
```

6.5 Parallel NAND Flash through SEMC

Certain MCUs support booting from parallel NAND flash devices via BootROM. The MCU Flashloader works as a companion to program the parallel NAND flash with the boot image. The flashloader supports generating corresponding boot data structures like the SEMC NAND Firmware Configuration Block (FCB) and Discovered Bad Block Table (DBBT) required by the BootROM. This section is only intended for generating and writing FCB, DBBT, and writing boot images using Flashloader. For details on SEMC NAND boot flow, see the System Boot chapter in the device reference manual.

The flashloader can configure parallel NAND devices directly using FCB or by a simplified configuration option block, based on which flashloader can also implicitly generate a complete FCB.

6.5.1 SEMC NAND Firmware Configuration Block

Firmware Configuration Block (FCB) is a 1024-byte data structure containing the optimum NAND timings and page address of DBBT search area firmware information (including the start page address and page count), etc.

Table 59. SEMC NAND Firmware Configuration Block

Name	Offset (in bytes)	Size (in bytes)	Description
crcChecksum	0x000	4	CRC checksum
Fingerprint	0x004	4	Fixed 0x4e464342 ASCII: "NFCB"
Version	0x008	4	Fixed 0x00000001
DBBTSearchStartPage	0x00c	4	Start page address for bad block table search area
searchStride	0x010	2	Stride in blocks of DBBT/FCB search Not used by ROM, max value is defined in Fusemap. Refer to the fusemap in SoC RM for more details.
searchCount	0x012	2	Copies of DBBT and FCB Not used by ROM, max value is defined in Fusemap. Refer to the fusemap in SoC RM for more details.
firmwareCopies	0x014	4	Firmware copies Valid range 1~8
Reserved	0x018	40	Reserved for future use Must be set to 0
firmwareInfoTable	0x040	8*8	This table consists of 8 entries in the form below. Entries 0~ <i>firmwareCopies</i> -1 are valid. Invalid entries should be 0-filled.

Table 59. SEMC NAND Firmware Configuration Block (continued)

Name	Offset (in bytes)	Size (in bytes)	Description									
			<table border="1"> <thead> <tr> <th>Field</th> <th>Size (in bytes)</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>startPage</td> <td>4</td> <td>Start page of this firmware</td> </tr> <tr> <td>pageCount</td> <td>4</td> <td># of pages to store this firmware</td> </tr> </tbody> </table>	Field	Size (in bytes)	Description	startPage	4	Start page of this firmware	pageCount	4	# of pages to store this firmware
Field	Size (in bytes)	Description										
startPage	4	Start page of this firmware										
pageCount	4	# of pages to store this firmware										
Reserved	0x080	128	Reserved Must be set to 0									
semcNandConfigBlock	0x100	256	Parallel NAND configuration block over SEMC, see section SEMC NAND Configuration Block .									
Reserved	0x200	512	Reserved Must be 0									

6.5.2 SEMC NAND Configuration Block

The SEMC NAND parameters are defined in the SEMC NAND configuration block regarding a specific flash device. It is a 256-byte data structure.

Table 60. SEMC NAND Configuration Block

Name	Offset	Size (in bytes)	Description	
tag	0x000	4	0x434d4553 ASCII:"SEMC"	
version	0x004	4	Version number Typ. value 0x00010000	
			Offset	Field
			31:16	major
			15:8	minor
			7:0	bugfix
deviceMemType	0x008	1	Device Memory Type 1 - parallel NAND	
accessCommand Type	0x009	1	Access Command Type 0 - Access via IP commands 1 - Access via AXI bus	

Table continues on the next page...

Table 60. SEMC NAND Configuration Block (continued)

Name	Offset	Size (in bytes)	Description
Reserved	0x00a	2	Reserved Must be set to 0
asyncClkFreq	0x00c	1	Asynchronous Clock Frequency 0 – 33MHz 1 – 40MHz 2 – 50MHz 3 – 66MHz 4 – 108MHz 5 – 133MHz 6 – 166MHz 7 - Max possible frequency
busTimeoutCycles	0x00d	1	Bus Timeout Clock Cycles 0 – 255*1024 cycles n – n*1024 cycles
commandExecutionTimeoutCycles	0x00e	1	Command Timeout Clock Cycles 0 – 255*1024 cycles n – n*1024 cycles
readStrobeMode	0x00f	1	Read Strobe Mode 0 – Dummy read strobe loopbacked internally 1 – Dummy read strobe loopbacked from DQS pad
axiMemBaseAddress	0x010	4	SoC level base address for NAND AXI command
axiMemSizeInByte	0x014	4	SoC level memory size for NAND AXI command
ipgMemBaseAddress	0x018	4	SoC level base address for NAND IPG command
ipgMemSizeInByte	0x01c	4	SoC level memory size for NAND IPG command
edoMode	0x020	1	EDO Mode Enable 0 - Disabled 1 - Enabled
ioPortWidth	0x021	1	I/O Port Bit Width 16 - 16-bit wide

Table continues on the next page...

Table 60. SEMC NAND Configuration Block (continued)

Name	Offset	Size (in bytes)	Description
			8 - 8-bit wide
arrayAddressOption	0x022	1	Array Address Option 0 - 2-byte CA, 3-byte RA 1 - 1-byte CA, 3-byte RA 2 - 2-byte CA, 2-byte RA 3 - 1-byte CA, 2-byte RA 4 - 2-byte CA, 1-byte RA 7 - 1-byte CA, 1-byte RA
columnAddressWidth	0x023	1	Column Address Bit Width
burstLengthInBytes	0x024	1	Burst Length in Bytes
columnAddressOption	0x025	1	Column Address Option 0 - Page data access only 1 - Spare area access enabled
Reserved	0x026	10	Reserved Must be set to 0
cePortOutputSelection	0x030	1	CE Port Output Selection 0 - CSX0 1 - CSX1 2 - CSX2 3 - CSX3
rdyPortPolarity	0x031	1	RDY Port Polarity 0 - Low active 1 - High active
Reserved	0x032	14	Reserved Must be set to 0
ceSetupTime	0x040	1	CE Setup Time value[3:0] + 1 cycles
ceMinHoldTime	0x041	1	CE Minimum Hold Time value[3:0] + 1 cycles

Table continues on the next page...

Table 60. SEMC NAND Configuration Block (continued)

Name	Offset	Size (in bytes)	Description
ceMinIntervalTime	0x042	1	CE Minimum Interval value[3:0] + 1 cycles
weLowTime	0x043	1	WE Low Time value[3:0] + 1 cycles
weHighTime	0x044	1	WE High Time value[3:0] + 1 cycles
reLowTime	0x045	1	RE Low Time value[3:0] + 1 cycles
reHighTime	0x046	1	RE High Time value[3:0] + 1 cycles
weHighToReLowTime	0x047	1	WE High to RE Low Time value[3:0] + 1 cycles
reHighToWeLowTime	0x048	1	RE High to WE Low Time value[3:0] + 1 cycles
aleToDataStartTime	0x049	1	ALE to Data Time value[3:0] + 1 cycles
readyToReLowTime	0x04a	1	RDY to RE Low Time value[3:0] + 1 cycles
weHighToBusyTime	0x04b	1	WE High to BUSY Time value[3:0] + 1 cycles
asyncTurnaroundTime	0x04c	1	Async Turnaround Time value[3:0] + 1 cycles
Reserved	0x04d	3	Reserved Must be set to 0
vendorType	0x050	1	Vendor Type 0 - Micron 1 - Spansion 2 - Samsung 3 - Winbond 4 - Hynix

Table continues on the next page...

Table 60. SEMC NAND Configuration Block (continued)

Name	Offset	Size (in bytes)	Description
			5 - Toshiba 6 - Macronix 7 - Unknown
cellTechnology	0x051	1	Cell Technology 0 - SLC 1 - MLC
onfiVersion	0x052	1	ONFI Compliance 0 - None 1 - ONFI 1.0 2 - ONFI 2.0 3 - ONFI 3.0 4 - ONFI 4.0
acTimingTableIndex	0x053	1	Timing Mode 0 - User defined 1~6 - ONFI 1.0 mode 0~5 7 - Fastest mode
enableEccCheck	0x054	1	ECC Enable 0 - Enabled 1 - Disabled
eccCheckType	0x055	1	ECC Type 0 - Device ECC 1 - External/Software ECC
deviceEccStatus	0x056	1	Device ECC Default Status 0 - Enabled 1 - Disabled
swEccAlgorithm	0x057	1	Software ECC Algorithm Refer to SoC RM for details
swEccBlockBytes	0x058	4	Software ECC Block Size in Bytes
readyCheckOption	0x05c	1	Ready Check Option 0 - Via status register 1 - Via R/B# signal

Table continues on the next page...

Table 60. SEMC NAND Configuration Block (continued)

Name	Offset	Size (in bytes)	Description
statusCommandType	0x05d	1	Status Command Type 0 - Common 1 - Enhanced
readyCheckTimeoutInMs	0x05e	2	Ready Check Timeout in ms
readyCheckIntervalInUs	0x060	2	Ready Check Interval in us
Reserved	0x062	30	Reserved Must be set to 0
userOnfiAcTimingModeCode	0x080	1	User ONFI AC Timing Mode
Reserved	0x081	31	Reserved Must be set to 0
bytesInPageDataArea	0x0a0	4	Data Area Size in Bytes per Page
bytesInPageSpareArea	0x0a4	4	Spare Area Size in bytes per Page
pagesInBlock	0x0a8	4	Pages per Block
blocksInPlane	0x0ac	4	Blocks per Plane
planesInDevice	0x0b0	4	Planes in Device
Reserved	0x0b4	44	Reserved Must be set to 0
enableReadbackVerify	0x0e0	1	Readback Verification Enable 0 - Enabled 1 - Disabled
Reserved	0x0e1	3	Reserved Must be set to 0
readbackPageBufferAddress	0x0e4	1	Readback Page Buffer Address
Reserved	0x0e8	24	Reserved Must be set to 0

6.5.3 SEMC NAND Configuration Option Block

SEMC configuration option block defines the key parameters required by FCB. Currently a uniform command set is applicable across mainstream ONFI-compliant parallel NAND devices in the market. Their major differences lie in the ECC type. The configuration option block covers these differences so as to simplify the configuration.

Table 61. SEMC NAND configuration option block definition

Offset	Field	Size	Description																																				
0	nandOption	4	NAND configuration options																																				
			<table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31:28</td> <td>tag</td> <td>Fixed 0x0d</td> </tr> <tr> <td>27:18</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>17</td> <td>eccStatus</td> <td>Initial device ECC status Refer to deviceEccStatus in SEMC NAND Configuration Block for definition</td> </tr> <tr> <td>16</td> <td>eccType</td> <td>ECC Type Refer to eccCheckType in SEMC NAND Configuration Block for definition</td> </tr> <tr> <td>15</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>14:12</td> <td>pcsSelection</td> <td>CE port selection Refer to cePortOutputSelection in SEMC NAND Configuration Block for definition</td> </tr> <tr> <td>11:10</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>9:8</td> <td>ioPortDiv8</td> <td>I/O port byte width 1 - 8-bit wide 2 - 16-bit wide</td> </tr> <tr> <td>7</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>6:4</td> <td>onfiTimingMode</td> <td>ONFI timing mode Refer to acTimingTableIndex in SEMC NAND Configuration Block for definition</td> </tr> <tr> <td>3</td> <td>edoMode</td> <td>EDO mode enable</td> </tr> </tbody> </table>	Offset	Field	Description	31:28	tag	Fixed 0x0d	27:18	Reserved	Set to 0	17	eccStatus	Initial device ECC status Refer to deviceEccStatus in SEMC NAND Configuration Block for definition	16	eccType	ECC Type Refer to eccCheckType in SEMC NAND Configuration Block for definition	15	Reserved	Set to 0	14:12	pcsSelection	CE port selection Refer to cePortOutputSelection in SEMC NAND Configuration Block for definition	11:10	Reserved	Set to 0	9:8	ioPortDiv8	I/O port byte width 1 - 8-bit wide 2 - 16-bit wide	7	Reserved	Set to 0	6:4	onfiTimingMode	ONFI timing mode Refer to acTimingTableIndex in SEMC NAND Configuration Block for definition	3	edoMode	EDO mode enable
Offset	Field	Description																																					
31:28	tag	Fixed 0x0d																																					
27:18	Reserved	Set to 0																																					
17	eccStatus	Initial device ECC status Refer to deviceEccStatus in SEMC NAND Configuration Block for definition																																					
16	eccType	ECC Type Refer to eccCheckType in SEMC NAND Configuration Block for definition																																					
15	Reserved	Set to 0																																					
14:12	pcsSelection	CE port selection Refer to cePortOutputSelection in SEMC NAND Configuration Block for definition																																					
11:10	Reserved	Set to 0																																					
9:8	ioPortDiv8	I/O port byte width 1 - 8-bit wide 2 - 16-bit wide																																					
7	Reserved	Set to 0																																					
6:4	onfiTimingMode	ONFI timing mode Refer to acTimingTableIndex in SEMC NAND Configuration Block for definition																																					
3	edoMode	EDO mode enable																																					

Offset	Field	Size	Description																		
			<table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td>Refer to <code>edoMode</code> in SEMC NAND Configuration Block for definition</td> </tr> <tr> <td>2:0</td> <td><code>onfiVersion</code></td> <td>ONFI Version Refer to <code>onfiVersion</code> in SEMC NAND Configuration Block for definition</td> </tr> </tbody> </table>	Offset	Field	Description			Refer to <code>edoMode</code> in SEMC NAND Configuration Block for definition	2:0	<code>onfiVersion</code>	ONFI Version Refer to <code>onfiVersion</code> in SEMC NAND Configuration Block for definition									
Offset	Field	Description																			
		Refer to <code>edoMode</code> in SEMC NAND Configuration Block for definition																			
2:0	<code>onfiVersion</code>	ONFI Version Refer to <code>onfiVersion</code> in SEMC NAND Configuration Block for definition																			
4	<code>bcbOption</code>	4	<p>Key FCB and DBBT parameters</p> <table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31:20</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>19:16</td> <td><code>imgCopies</code></td> <td>Firmware copies Refer to <code>firmwareCopies</code> in for definition</td> </tr> <tr> <td>15:8</td> <td><code>searchStride</code></td> <td>Search stride in blocks</td> </tr> <tr> <td>7:4</td> <td>Reserved</td> <td>Set to 0</td> </tr> <tr> <td>3:0</td> <td><code>searchCount</code></td> <td>Search count</td> </tr> </tbody> </table>	Offset	Field	Description	31:20	Reserved	Set to 0	19:16	<code>imgCopies</code>	Firmware copies Refer to <code>firmwareCopies</code> in for definition	15:8	<code>searchStride</code>	Search stride in blocks	7:4	Reserved	Set to 0	3:0	<code>searchCount</code>	Search count
Offset	Field	Description																			
31:20	Reserved	Set to 0																			
19:16	<code>imgCopies</code>	Firmware copies Refer to <code>firmwareCopies</code> in for definition																			
15:8	<code>searchStride</code>	Search stride in blocks																			
7:4	Reserved	Set to 0																			
3:0	<code>searchCount</code>	Search count																			
8	<code>imageInfo</code>	4*8	<p>Image info is a map of 8 entries in the form below. Entries 0~ <code>imgCopies</code>-1 are valid. Invalid entries should be 0-filled.</p> <table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31:16</td> <td><code>blockId</code></td> <td>Start block index of the image</td> </tr> <tr> <td>15:0</td> <td><code>blockCount</code></td> <td>Occupied blocks of the image</td> </tr> </tbody> </table>	Offset	Field	Description	31:16	<code>blockId</code>	Start block index of the image	15:0	<code>blockCount</code>	Occupied blocks of the image									
Offset	Field	Description																			
31:16	<code>blockId</code>	Start block index of the image																			
15:0	<code>blockCount</code>	Occupied blocks of the image																			

NOTE

- `searchStride` should match the one provisioned in eFuse.
- `searchCount` should match the one provisioned in eFuse.

6.5.4 Example usage with Flashloader

6.5.4.1 FCB/DBBT management

It is not recommended to manually program NAND devices with the FCB and the DBBT. The flashloader implicitly writes them into NAND during configuration.

The FCB, DBBT and firmware images will be loaded into NAND in the layout given below (n stands for search count, m for search stride).

Block 0: FCB1
...
Block m : FCB2
...
Block $(n-1)*m$: FCB n
Block $n*m$: DBBT1
...
Block $(n+1)*m$: DBBT2
...
Block $(2n-1)*m$: DBBT n
Image1
Image2
...
Image8 (assuming <i>imgCopies</i> is 8)

6.5.4.2 Example configuration

- Flashloader can generate an FCB and DBBT based on a specified SEMC NAND configuration option block. Assuming the FCB parameters are:
 - 1 copy of FCB and DBBT
 - 1 copy of firmware
 - Firmware intended to start at block 2, and occupy 1 block
- And parallel NAND parameters are:
 - ONFI-compliant
 - 8-bit wide I/O port
 - CSX0 connected to NAND device's CE port
 - Device ECC applied

Below are the example steps for generating SEMC NAND configuration option block:

```
blhost -u -- fill-memory 0x20000000 0x4 0xd0000101 # NAND parameters
blhost -u -- fill-memory 0x20000004 0x4 0x00010101 # 1 copy of firmware, search stride 1, search step 1
blhost -u -- fill-memory 0x20000008 0x4 0x00020001 # firmware starts at block 2, occupies 1 block
```

Configure the NAND flash using the option block above:

```
blhost -u -- configure-memory 0x100 0x20000000
```

Erase, programming and readback:

```
blhost -u -- flash-erase-region 0x80000 0x40000 0x100 # erasure starts from block 2 (64 pp/block, 4KB/page), 1 block is erased
```

```
blhost -u -- write-memory 0x80000 image.bin 0x100
```

```
blhost -u -- read-memory 0x80400 16 0x100 # bootable image's IVT offset should be 0x400
```

6.6 1-bit SPI EEPROM/NOR Flash through LPSPi

Certain MCUs support recovery boot from an external EEPROM/NOR flash through the LPSPi under 1-bit mode. The MCU Flashloader works as a companion to program the external SPI EEPROM/NOR device with the boot image. This section is only intended for write boot images using Flashloader. For details on the recovery boot flow, see the System Boot Chapter in the device reference manual.

The Flashloader can configure SPI EEPROM/NOR devices using a simplified configuration option block.

6.6.1 SPI EEPROM/NOR Configuration Option Block

SPI EEPROM/NOR configuration option block defines the parameters required for data interaction.

Table 62. SPI EEPROM/NOR configuration option block definition

Offset	Field	Size	Description		
0	option0	4	EEPROM/NOR configuration options		
			Offset	Field	Description
			31:28	tag	Fixed 0x0c
			27:14	option_size	Option size in 32-bit words 0 - Only option0 given 1 - Option0 and option1 both given
32:20	spi_index	LPSPi instance index 1~4 - LPSPi1~LPSPi4			

Offset	Field	Size	Description
			Refer to SoC RM for details
19:16	pcs_index		CS index of the LPSPI module 0 - PCS0 1 - PCS1 2 - PCS2 3 - PCS3 Refer to SoC RM for details
15:12	memory_type		Memory device type 0 - NOR, parameters specified 1 - EEPROM, parameters specified 2 - NOR, parameters auto detected (bits 11:0 omitted)
11:8	memory_size		Memory size

Offset	Field	Size	Description												
			<table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> <td>n(0≤n≤11): 512KB*2n n(12≤n≤15): 32KB*2n-12</td> </tr> <tr> <td>7:4</td> <td>sector_size</td> <td>Sector size n(0≤n≤11): 4KB*2n n(12≤n≤15): 32KB*2n-2</td> </tr> <tr> <td>3:0</td> <td>page_size</td> <td>Page size n(0≤n≤2): 256B*2n n(3≤n≤5): 32B*2n-3</td> </tr> </tbody> </table>	Offset	Field	Description			n(0≤n≤11): 512KB*2n n(12≤n≤15): 32KB*2n-12	7:4	sector_size	Sector size n(0≤n≤11): 4KB*2n n(12≤n≤15): 32KB*2n-2	3:0	page_size	Page size n(0≤n≤2): 256B*2n n(3≤n≤5): 32B*2n-3
Offset	Field	Description													
		n(0≤n≤11): 512KB*2n n(12≤n≤15): 32KB*2n-12													
7:4	sector_size	Sector size n(0≤n≤11): 4KB*2n n(12≤n≤15): 32KB*2n-2													
3:0	page_size	Page size n(0≤n≤2): 256B*2n n(3≤n≤5): 32B*2n-3													
4	option1 (optional)	4	<p>SPI speed option</p> <table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>31:4</td> <td>Reserved</td> <td>Reserved for future uses</td> </tr> <tr> <td>3:0</td> <td>speed</td> <td>SPI clock speed</td> </tr> </tbody> </table>	Offset	Field	Description	31:4	Reserved	Reserved for future uses	3:0	speed	SPI clock speed			
Offset	Field	Description													
31:4	Reserved	Reserved for future uses													
3:0	speed	SPI clock speed													

Table continues on the next page...

Table 62. SPI EEPROM/NOR configuration option block definition (continued)

Offset	Field	Size	Description		
			Offset	Field	Description
					0 - 20MHz (default)
					1 - 10MHz
					2 - 5MHz
					3 - 2MHz

6.6.2 Example usage with Flashloader

Assume a SPI NOR is connected to LPSP11, and that PCS0 of LPSP11 is used as the NOR device’s chip-select signal.

The configuration option block should be generated with the command

```
blhost -u -- fill-memory 0x20000000 0x4 0xc0002000 # auto detect NOR’s parameters
```

Or if the NOR device’s parameters to be manually specified are:

- 4MB (32Mb) total memory size
- 4KB sector size
- 256B page size

The configuration option block should be instead generated with

```
blhost -u -- fill-memory 0x20000000 0x4 0xc0000300
```

Configure the NOR flash using the option block above:

```
blhost -u -- configure-memory 0x110 0x20000000
```

Erase, programming and readback:

```
blhost -u -- flash-erase-region 0x0 0x8000 0x110
```

```
blhost -u -- write-memory 0x0 image.bin 0x110
```

```
blhost -u -- read-memory 0x400 16 0x110 # bootable image’s IVT offset should be 0x400
```

Chapter 7 Security utilities

7.1 Introduction

The MCU Flashloader supports certain security utilities that can generate security related blocks easily. See that the Flashloader itself must be signed first to enable the security utilities correctly.

7.2 Image encryption and programming

For devices with the BEE module, it supports two encrypted regions using two unique crypto keys. Each encrypted region can support up to 3 sub-divided FAC regions. See the details of the image decryption and data structure required for image decryption in System Boot Chapter in SoC’s RM. In the section, it focuses on encrypted image generation and programming using Flashloader. Flashloader generates encrypted images based on a simplified PRDB option block, which is defined below.

NOTE

The Flashloader only supports image encryption and programming for the first encrypted region using the OTPMK/SNVS key.

Table 63. PRDB option block

Offset	Field	Size (bytes)	Description							
0	Option	4	Tag [31:28]	Key source [27:24]	Mode [23:20]	FAC Region Count [19:16]	Region1 Protection Mode [15:12]	Region2 Protection Mode [11:8]	Region3 Protection Mode [7:4]	LockOption [3:0]
			0xE	0 - OTPMK / SNVS	1-AES CTR	1/2/3	0/1/	0/1	0/1	0 - No Lock
4	Fac Region info	8-24	Offset		Field		Description			
			0		Start		Fac Region Start			
			4		Size		Fac Region Size			

NOTE

- Tag is fixed as 0x0E.
- Key Source can be OTPMK/SNVS [255:128].
- Mode: It is recommended to use AES-CTR mode.
- FAC Region Count: Maximum allowed FAC region number is 3 (shared by encrypted region 0 and encrypted region 1).
- Region n Protection mode: 0 – No protection, 1 – Debug disabled.
- Lock Option: Must be 0.

7.2.1 Example to generate encrypted image and program to Flash

Take HyperFlash as an example, assuming the encrypted info is:

- Key source: OTPMK/SNVS [255:128].
- FAC region Count: 2.
- Region Protection mode: 1.

Below are the steps to create a PRDB option block.

Configure HyperFlash using FlexSPI NOR Configuration Option Block:

```
blhost -u -- fill-memory 0x2000 0x04 0xc0233007 //(133MHz)
blhost -u -- configure-memory 0x9 0x2000
blhost -u -- fill-memory 0x3000 0x04 0xf000000f
blhost -u -- configure-memory 0x09 0x3000
```

Prepare PRDB0 info using PRDB option block:

```
blhost -u -- fill-memory 0x4000 0x04 0xe0121100
blhost -u -- configure-memory 0x09 0x4000
//Program HyperFLASH
blhost -u -- write-memory <addr> image.bin
```

7.3 KeyBlob generation and programming

7.3.1 KeyBlob

KeyBlob is a data structure that wraps the DEK for image decryption using AES-CCM algorithm. The whole KeyBlob data structure is shown below.

Table 64. KeyBlob Data structure

Field	Size (bytes)	Description		
Header	4	Offset	Field	Description
		0	tag	Fixed value: 0x81
		1-2	len	Length of KeyBlob block, 16-bit big-endian order
		3	par	KeyBlob Version, set to 0x42 or 0x43
AEAD	4	Offset	Field	Description
		0	mode	Fixed to 0x66, CCM mode

Field	Size (bytes)	Description		
		Offset	Field	Description
		1	alg	Fixed to 0x55, Crypto Algorithm: AES
		2	mac_bytes	Fixed to 16
		3	aad_bytes	Fixed to 0
EBK	16 / 32	Blob key is used for DEK encryption, it is a random number generated by TRNG engine Blob key is encrypted to EBK by a key derived from Security Engine such as SNVS or CAAM		
EDEK	16 / 24 / 32	DEK is used for boot image encryption, it is encrypted to EDEK by the BK with AES algorithm using AES-CCM mode		
MAC	16	MAC is generated during DEK encryption		

7.3.2 KeyBlob Option Block

The MCU Flashloader supports KeyBlob generation and programming using a simplified option block called KeyBlob Option Block.

Table 65. KeyBlob Data structure

Offset	Field	Size	Description		
0	option	4			
			Offset	Field	Description
			31:28	Tag	Fixed to 0x0B
			27:24	type	0 - Update, used to update the keyblob context 1 - Program - used to notify memory driver to program Keyblob to destination
			23:20	size	keyblob_info size must equal to 3 if type = 0, ignored if type = 1

Offset	Field	Size	Description												
			<table border="1"> <thead> <tr> <th>Offset</th> <th>Field</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>19:8</td> <td>Reserved</td> <td>-</td> </tr> <tr> <td>7:4</td> <td>dek_size</td> <td> DEK size 0 - 128 bits 1 - 192 bits 2 - 256 bits Effective if type = 0, ignored if type = 1 </td> </tr> <tr> <td>3:0</td> <td>image_index</td> <td> Boot image index For example, index for firmwareTable effective if type = 1, ignored if type = 0 </td> </tr> </tbody> </table>	Offset	Field	Description	19:8	Reserved	-	7:4	dek_size	DEK size 0 - 128 bits 1 - 192 bits 2 - 256 bits Effective if type = 0, ignored if type = 1	3:0	image_index	Boot image index For example, index for firmwareTable effective if type = 1, ignored if type = 0
Offset	Field	Description													
19:8	Reserved	-													
7:4	dek_size	DEK size 0 - 128 bits 1 - 192 bits 2 - 256 bits Effective if type = 0, ignored if type = 1													
3:0	image_index	Boot image index For example, index for firmwareTable effective if type = 1, ignored if type = 0													
1	dek_addr	4	Start address for the memory holds DEK												
2	keyblob_offset	4	The relative Keyblob offset in the selected image For example, a signed image that contains IVT, encrypted application, CSF, Key blob IVT is at offset 0x400 Encrypted image is at offset 0x2000 CSF is at offset 0xA000 KeyBlob is at offset 0xB000 <p style="text-align: center;">NOTE</p> For NAND device, keyblob_offset must be page aligned												

7.3.3 Example to generate and program KeyBlob

Generate KeyBlob

// Write DEK to RAM

```
blhost -u -- write-memory 0x2100 dek.bin
```

// Construct KeyBlob option

```
blhost -u -- fill-memory 0x2080 4 0xb0300000 // tag = 0x0b, type = 0, size = 3, dek_size = 0 (128bits)
blhost -u -- fill-memory 0x2084 4 0x2100      // dek_addr = 0x2100
blhost -u -- fill-memory 0x2088 4 0x800000    // keyblob_offset = 0x800000, keyblob is located at
offset 0x800000 in application image
```

// Update KeyBlob Info

```
blhost -u -- configure-memory 0x101 0x2080 // Update KeyBlob Info (memory id: 0x101 - FlexSPI NAND)
```

// Program KeyBlob

```
blhost -u -- fill-memory 0x2080 0xb1000000 // tag = 0x0b, type = 1, image_index = 0
blhost -u -- configure-memory 0x101 0x2080 // Generate KeyBlob and program it into offset
<keyblob_offset> in the selected Image <image_index> memory region
```

Chapter 8

Revision history

This table shows the revision history of the document.

Table 66. Revision history

Revision number	Date	Substantive changes
0	04/2016	Kinetis Bootloader v2.0.0 release
1	10/2017	Update for Flashloader application for i.MX RT Series of devices
2	01/2018	Update for Flashloader application for QuadSPI NOR Flash device that is only JESD216-compliant
3	05/2018	MCU Bootloader v2.5.0 release
4	09/2018	MCU Bootloader v2.6.0 release
5	11/2018	MCU Bootloader v2.7.0 release
6	09/2019	Added section FlexSPI NOR On-chip OTFAD Pre-encryption Option Block
7	03/2020	Updated for RT1170 Flashloader EAR release, added section Select the FLEXSPI instance
8	28 December 2020	Updated for MCUXpresso SDK v2.9.0 release
9	01 June 2021	Updated for MCUXpresso SDK v2.10.0 release
10	17 October 2021	Updated size for ipCmdSerialClkFreq, isUniformBlockSize, and needExitNoCmdMode in FlexSPI NOR Configuration Block
11	29 March 2022	Updated Table 56 for MCUBOOT SDK 2.11.0 RT1180 EAR

Appendix A

Status and error codes

Status and error codes are grouped by component. Each component that defines errors has a group number. This expression is used to construct a status code value.

$$\text{status_code} = (\text{group} * 100) + \text{code}$$

Component group numbers are listed in this table.

Table 67. Component group numbers

Group	Component
0	Generic errors
100	Bootloader
101	SB loader
102	Memory interface
103	Property store
104	CRC checker
105	Packetizer
106	Reliable update

The following table lists all of the error and status codes.

Table 68. Error and status codes

Name	Value	Description
kStatus_Success	0	Operation succeeded without error
kStatus_Fail	1	Operation failed with a generic error
kStatus_ReadOnly	2	Property cannot be changed because it is read-only
kStatus_OutOfRange	3	Requested value is out of range
kStatus_InvalidArgument	4	The requested command's argument is undefined
kStatus_Timeout	5	A timeout occurred
kStatus_NoTransferInProgress	6	The current transfer status is idle
kStatus_SDMMC_NotSupportYet	1800	Not supported this feature
kStatus_SDMMC_TransferFailed	1801	Failed to communicate with the device
kStatus_SDMMC_SetCardBlockSizeFailed	1802	Failed to set the block size
kStatus_SDMMC_HostNotSupport	1803	Host doesn't support this feature
kStatus_SDMMC_CardNotSupport	1804	The card does not support this feature
kStatus_SDMMC_AllSendCidFailed	1805	Failed to send CID

Table continues on the next page...

Table 68. Error and status codes (continued)

Name	Value	Description
kStatus_SDMMC_SendRelativeAddressFailed	1806	Failed to send relative address
kStatus_SDMMC_SendCsdFailed	1807	Failed to send CSD
kStatus_SDMMC_SelectCardFailed	1808	Failed to select card
kStatus_SDMMC_SendScrFailed	1809	Failed to send SCR
kStatus_SDMMC_SetDataBusWidthFailed	1810	Failed to set bus width
kStatus_SDMMC_GoIdleFailed	1811	Go idle failed
kStatus_SDMMC_HandShakeOperationConditionFailed	1812	Failed to send operation condition
kStatus_SDMMC_SendApplicationCommandFailed	1813	Failed to send application command
kStatus_SDMMC_SwitchFailed	1814	Switch command failed
kStatus_SDMMC_StopTransmissionFailed	1815	Stop transmission failed
kStatus_SDMMC_WaitWriteCompleteFailed	1816	Failed to wait write complete
kStatus_SDMMC_SetBlockCountFailed	1817	Failed to set block count
kStatus_SDMMC_SetRelativeAddressFailed	1818	Failed to set relative address
kStatus_SDMMC_SwitchBusTimingFailed	1819	Failed to switch high speed
kStatus_SDMMC_SendExtendedCsdFailed	1820	Failed to send EXT_CSD
kStatus_SDMMC_ConfigureBootFailed	1821	Failed to configure boot
kStatus_SDMMC_ConfigureExtendedCsdFailed	1822	Failed to configure EXT_CSD
kStatus_SDMMC_EnableHighCapacityEraseFailed	1823	Failed to enable high capacity erase
kStatus_SDMMC_SendTestPatternFailed	1824	Failed to send test pattern
kStatus_SDMMC_ReceiveTestPatternFailed	1825	Failed to receive test pattern
kStatus_SDMMC_InvalidVoltage	1829	Invalid voltage
kStatus_SDMMC_TuningFail	1833	Tuning failed
kStatus_SDMMC_SwitchVoltageFail	1834	Failed to switch voltage
kStatus_SDMMC_SetPowerClassFail	1837	Set power class fail

Table continues on the next page...

Table 68. Error and status codes (continued)

Name	Value	Description
kStatus_UnknownCommand	10000	The requested command value is undefined
kStatus_SecurityViolation	10001	Command is disallowed because flash security is enabled
kStatus_AbortDataPhase	10002	Abort the data phase early
kStatus_Ping	10003	Internal: Received ping during command phase
kStatus_NoResponse	10004	There is no response for the command
kStatus_NoResponseExpected	10005	There is no response expected for the command
kStatusRomLdrSectionOverrun	10100	ROM SB loader section overrun
kStatusRomLdrSignature	10101	ROM SB loader incorrect signature
kStatusRomLdrSectionLength	10102	ROM SB loader incorrect section length
kStatusRomLdrUnencryptedOnly	10103	ROM SB loader does not support plain text image
kStatusRomLdrEOFReached	10104	ROM SB loader EOF reached
kStatusRomLdrChecksum	10105	ROM SB loader checksum error
kStatusRomLdrCrc32Error	10106	ROM SB loader CRC32 error
kStatusRomLdrUnknownCommand	10107	ROM SB loader unknown command
kStatusRomLdrIdNotFound	10108	ROM SB loader ID not found
kStatusRomLdrDataUnderrun	10109	ROM SB loader data underrun
kStatusRomLdrJumpReturned	10110	ROM SB loader return from jump command occurred
kStatusRomLdrCallFailed	10111	ROM SB loader call command failed
kStatusRomLdrKeyNotFound	10112	ROM SB loader key not found
kStatusRomLdrSecureOnly	10113	ROM SB loader security state is secured only
kStatusRomLdrResetReturned	10114	ROM SB loader return from reset occurred
kStatusMemoryRangeInvalid	10200	Memory range conflicts with a protected region
kStatusMemoryReadFailed	10201	Failed to read from memory range
kStatusMemoryWriteFailed	10202	Failed to write to memory range
StatusMemoryCumulativeWrite	10203	Failed to write to unerased memory range
kStatusMemoryAppOverlapWithExecuteOnlyRegion	10204	Memory range contains a protected executed only region
kStatusMemoryNotConfigured	10205	Failed to access to un-configured external memory
kStatusMemoryAlignmentError	10206	Address alignment Error
kStatusMemoryVerifyFailed	10207	Failed to verify the write operation
kStatusMemoryWriteProtected	10208	Memory range contains protected memory region
kStatus_UnknownProperty	10300	The requested property value is undefined
kStatus_ReadOnlyProperty	10301	The requested property value cannot be written

Table continues on the next page...

Table 68. Error and status codes (continued)

Name	Value	Description
kStatus_InvalidPropertyValue	10302	The specified property value is invalid
kStatus_AppCrcCheckPassed	10400	CRC check passed
kStatus_AppCrcCheckFailed	10401	CRC check failed
kStatus_AppCrcCheckInactive	10402	CRC checker is not enabled
kStatus_AppCrcCheckInvalid	10403	Invalid CRC checker
kStatus_AppCrcCheckOutOfRange	10404	CRC check is valid but addresses are out of range
kStatus_NoPingResponse	10500	Packetizer did not receive any response for the ping packet
kStatus_InvalidPacketType	10501	Packet type is invalid
kStatus_InvalidCRC	10502	Invalid CRC in the packet
kStatus_NoCommandResponse	10503	No response received for the command
kStatus_ReliableUpdateSuccess	10600	Reliable update process completed successfully
kStatus_ReliableUpdateFail	10601	Reliable update process failed
kStatus_ReliableUpdateInactive	10602	Reliable update feature is inactive
kStatus_ReliableUpdateBackupApplicationInvalid	10603	Backup application image is invalid
kStatus_ReliableUpdateStillInMainApplication	10604	Next boot will still be with Main Application image
kStatus_ReliableUpdateSwapSystemNotReady	10605	Cannot swap flash by default because swap system is not ready
kStatus_ReliableUpdateBackupBootloaderNotReady	10606	Cannot swap flash because there is no valid backup bootloader image
kStatus_ReliableUpdateSwapIndicatorAddressInvalid	10607	Cannot swap flash because provided swap indicator is invalid

Appendix B

GetProperty and SetProperty commands

Properties are the defined units of data that can be accessed with the GetProperty or SetProperty commands. Properties may be read-only or read-write. All read-write properties are 32-bit integers, so they can easily be carried in a command parameter. Not all properties are available on all platforms. If a property is not available, GetProperty and SetProperty return kStatus_UnknownProperty.

The tag values shown in the table below are used with the GetProperty and SetProperty commands to query information about the flashloader.

Table 69. Tag values GetProperty and SetProperty

Name	Writable	Tag value	Size	Description
CurrentVersion	no	0x01	4	Current flashloader version
AvailablePeripherals	no	0x02	4	Set of peripherals supported on this chip
FlashStartAddress	no	0x03	4	Start address of program flash
FlashSizeInBytes	no	0x04	4	Size in bytes of program flash
FlashSectorSize	no	0x05	4	Size in bytes of one sector of program flash, this is the minimum erase size
FlashBlockCount	no	0x06	4	Number of blocks in the flash array
AvailableCommands	no	0x07	4	Set of commands supported by the flashloader
CRCCheckStatus	no	0x08	4	Status of the application CRC check
Reserved	n/a	0x09	n/a	
VerifyWrites	yes	0x0a	4	Controls whether the bootloader verifies writes to flash. The VerifyWrites feature is enabled by default. 0 - No verification is done 1 - Enable verification
MaxPacketSize	no	0x0b	4	Maximum supported packet size for

Table continues on the next page...

Table 69. Tag values GetProperty and SetProperty (continued)

Name	Writable	Tag value	Size	Description
				the currently active peripheral interface
ReservedRegions	no	0x0c	n	<p>List of memory regions reserved by the flashloader. Returned as value pairs (<start-address-of-region>,<end-address-of-region>)</p> <ul style="list-style-type: none"> • If HasDataPhase flag is not set, then Response packet parameter count indicates number of pairs • If HasDataPhase flag is set, then the second parameter is the number of bytes in the data phase
RAMStartAddress	no	0x0e	4	Start address of RAM
RAMSizeInBytes	no	0x0f	4	Size in bytes of RAM
SystemDeviceId	no	0x10	4	Value of the Kinetis System Device Identification register
FlashSecurityState	no	0x11	4	<p>Indicates whether Flash security is enabled</p> <p>0 - Flash security is disabled</p> <p>1 - Flash security is enabled</p>
UniqueDeviceId	no	0x12	n	<p>Unique device identification. This value is the concatenation of the Kinetis Unique Identification registers. For details, see the Unique Identification registers located in the SIM module.</p>

Table continues on the next page...

Table 69. Tag values GetProperty and SetProperty (continued)

Name	Writable	Tag value	Size	Description
FlashFacSupport	no	0x13	4	FAC (Flash Access Control) support flag 0 - FAC not supported 1 - FAC supported
FlashAccessSegmentSize	no	0x14	4	Size in bytes of 1 segment of flash
FlashAccessSegmentCount	no	0x15	4	FAC segment count (The count of flash access segments within the flash model)
FlashReadMargin	yes	0x16	4	The margin level setting for flash erase and program verify commands 0=Normal 1=User 2=Factory
QspiInitStatus	no	0x17	4	The result of the QSPI or OTFAD initialization process 405 - QSPI is not initialized 0 - QSPI is initialized
TargetVersion	no	0x18	4	Target build version number
ExternalMemoryAttributes	no	0x19	24	List of attributes supported by the specified memory Id (0=Internal Flash, 1=QuadSpi0), see description for the return value in the section ExternalMemoryAttributes Property

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile — are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Airfast — is a trademark of NXP B.V.

Bluetooth — the Bluetooth wordmark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by NXP Semiconductors is under license.

Cadence — the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All rights reserved worldwide.

CodeWarrior — is a trademark of NXP B.V.

ColdFire — is a trademark of NXP B.V.

ColdFire+ — is a trademark of NXP B.V.

EdgeLock — is a trademark of NXP B.V.

EdgeScale — is a trademark of NXP B.V.

EdgeVerse — is a trademark of NXP B.V.

eIQ — is a trademark of NXP B.V.

FeliCa — is a trademark of Sony Corporation.

Freescale — is a trademark of NXP B.V.

HITAG — is a trademark of NXP B.V.

ICODE and I-CODE — are trademarks of NXP B.V.

Immersiv3D — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

Kinetis — is a trademark of NXP B.V.

Layerscape — is a trademark of NXP B.V.

Mantis — is a trademark of NXP B.V.

MIFARE — is a trademark of NXP B.V.

MOBILEGT — is a trademark of NXP B.V.

NTAG — is a trademark of NXP B.V.

Processor Expert — is a trademark of NXP B.V.

QorIQ — is a trademark of NXP B.V.

SafeAssure — is a trademark of NXP B.V.

SafeAssure — logo is a trademark of NXP B.V.

StarCore — is a trademark of NXP B.V.

Synopsys — Portions Copyright © 2021 Synopsys, Inc. Used with permission. All rights reserved.

Tower — is a trademark of NXP B.V.

UCODE — is a trademark of NXP B.V.

VortiQa — is a trademark of NXP B.V.

arm

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2016-2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 29 March 2022

Document identifier: MCUFLSHLDRRM