90 lines
3.7 KiB
C
90 lines
3.7 KiB
C
/*
|
|
* Copyright 2018-2020 NXP
|
|
* All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include "evkmimxrt1020_flexspi_nor_config.h"
|
|
|
|
/* Component ID definition, used by tools. */
|
|
#ifndef FSL_COMPONENT_ID
|
|
#define FSL_COMPONENT_ID "platform.drivers.xip_board"
|
|
#endif
|
|
|
|
/*******************************************************************************
|
|
* Code
|
|
******************************************************************************/
|
|
#if defined(XIP_BOOT_HEADER_ENABLE) && (XIP_BOOT_HEADER_ENABLE == 1)
|
|
#if defined(__CC_ARM) || defined(__ARMCC_VERSION) || defined(__GNUC__)
|
|
__attribute__((section(".boot_hdr.conf"), used))
|
|
#elif defined(__ICCARM__)
|
|
#pragma location = ".boot_hdr.conf"
|
|
#endif
|
|
|
|
#define FLASH_DUMMY_CYCLES 0x08
|
|
#define FLASH_DUMMY_VALUE 0x02
|
|
|
|
const flexspi_nor_config_t qspiflash_config = {
|
|
.memConfig =
|
|
{
|
|
.tag = FLEXSPI_CFG_BLK_TAG,
|
|
.version = FLEXSPI_CFG_BLK_VERSION,
|
|
.readSampleClkSrc = kFlexSPIReadSampleClk_LoopbackFromDqsPad,
|
|
.csHoldTime = 3u,
|
|
.csSetupTime = 3u,
|
|
.controllerMiscOption = (1u << kFlexSpiMiscOffset_SafeConfigFreqEnable),
|
|
.deviceType = kFlexSpiDeviceType_SerialNOR,
|
|
.sflashPadType = kSerialFlash_4Pads,
|
|
.serialClkFreq = kFlexSpiSerialClk_133MHz,
|
|
.sflashA1Size = 8u * 1024u * 1024u,
|
|
/* Enable flash configuration feature */
|
|
.configCmdEnable = 1u,
|
|
.configModeType[0] = kDeviceConfigCmdType_Generic,
|
|
/* Set configuration command sequences */
|
|
.configCmdSeqs[0] =
|
|
{
|
|
.seqNum = 1,
|
|
.seqId = 12,
|
|
.reserved = 0,
|
|
},
|
|
/* Prepare setting value for Read Register in flash */
|
|
.configCmdArgs[0] = ((FLASH_DUMMY_VALUE << 3) | 0xE0),
|
|
.lookupTable =
|
|
{
|
|
// Read LUTs
|
|
[0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0xEB, RADDR_SDR, FLEXSPI_4PAD, 0x18),
|
|
[1] = FLEXSPI_LUT_SEQ(DUMMY_SDR, FLEXSPI_4PAD, FLASH_DUMMY_CYCLES, READ_SDR, FLEXSPI_4PAD, 0x04),
|
|
|
|
// Read Status LUTs
|
|
[4 * 1 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x05, READ_SDR, FLEXSPI_1PAD, 0x04),
|
|
|
|
// Write Enable LUTs
|
|
[4 * 3 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x06, STOP, FLEXSPI_1PAD, 0x0),
|
|
|
|
// Erase Sector LUTs
|
|
[4 * 5 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x20, RADDR_SDR, FLEXSPI_1PAD, 0x18),
|
|
|
|
// Erase Block LUTs
|
|
[4 * 8 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0xD8, RADDR_SDR, FLEXSPI_1PAD, 0x18),
|
|
|
|
// Pape Program LUTs
|
|
[4 * 9 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x02, RADDR_SDR, FLEXSPI_1PAD, 0x18),
|
|
[4 * 9 + 1] = FLEXSPI_LUT_SEQ(WRITE_SDR, FLEXSPI_1PAD, 0x04, STOP, FLEXSPI_1PAD, 0x0),
|
|
|
|
// Erase Chip LUTs
|
|
[4 * 11 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0x60, STOP, FLEXSPI_1PAD, 0x0),
|
|
|
|
// Set Read Register LUTs
|
|
[4 * 12 + 0] = FLEXSPI_LUT_SEQ(CMD_SDR, FLEXSPI_1PAD, 0xC0, WRITE_SDR, FLEXSPI_1PAD, 0x01),
|
|
[4 * 12 + 1] = FLEXSPI_LUT_SEQ(STOP, FLEXSPI_1PAD, 0x00, 0, 0, 0),
|
|
},
|
|
},
|
|
.pageSize = 256u,
|
|
.sectorSize = 4u * 1024u,
|
|
.ipcmdSerialClkFreq = 1u,
|
|
.blockSize = 64u * 1024u,
|
|
.isUniformBlockSize = false,
|
|
};
|
|
#endif /* XIP_BOOT_HEADER_ENABLE */
|