162 lines
6.3 KiB
C
162 lines
6.3 KiB
C
/*
|
|
* The Clear BSD License
|
|
* Copyright (c) 2016, Freescale Semiconductor, Inc.
|
|
* Copyright 2016-2017 NXP
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
* are permitted (subject to the limitations in the disclaimer below) provided
|
|
* that the following conditions are met:
|
|
*
|
|
* o Redistributions of source code must retain the above copyright notice, this list
|
|
* of conditions and the following disclaimer.
|
|
*
|
|
* o Redistributions in binary form must reproduce the above copyright notice, this
|
|
* list of conditions and the following disclaimer in the documentation and/or
|
|
* other materials provided with the distribution.
|
|
*
|
|
* o Neither the name of the copyright holder nor the names of its
|
|
* contributors may be used to endorse or promote products derived from this
|
|
* software without specific prior written permission.
|
|
*
|
|
* NO EXPRESS OR IMPLIED LICENSES TO ANY PARTY'S PATENT RIGHTS ARE GRANTED BY THIS LICENSE.
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
|
|
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#ifndef __RTE_DEVICE_H
|
|
#define __RTE_DEVICE_H
|
|
|
|
/* UASR Select. */
|
|
/* Select UART0 - UART2. */
|
|
/* User needs to provide the implementation for XXX_GetFreq/XXX_InitPins/XXX_DeinitPins
|
|
in the application for enabling according instance. */
|
|
#define RTE_USART0 0
|
|
#define RTE_USART0_DMA_EN 0
|
|
#define RTE_USART1 0
|
|
#define RTE_USART1_DMA_EN 0
|
|
#define RTE_USART2 0
|
|
#define RTE_USART2_DMA_EN 0
|
|
/* Select LPUART0. */
|
|
#define RTE_USART3 0
|
|
#define RTE_USART3_DMA_EN 0
|
|
|
|
/* UART configuration. */
|
|
#define USART_RX_BUFFER_LEN 64
|
|
#define USART0_RX_BUFFER_ENABLE 0
|
|
#define USART1_RX_BUFFER_ENABLE 0
|
|
#define USART2_RX_BUFFER_ENABLE 0
|
|
#define USART3_RX_BUFFER_ENABLE 0
|
|
|
|
#define RTE_USART0_DMA_TX_CH 0
|
|
#define RTE_USART0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Tx
|
|
#define RTE_USART0_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART0_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_USART0_DMA_RX_CH 1
|
|
#define RTE_USART0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART0Rx
|
|
#define RTE_USART0_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART0_DMA_RX_DMA_BASE DMA0
|
|
|
|
#define RTE_USART1_DMA_TX_CH 0
|
|
#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Tx
|
|
#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART1_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_USART1_DMA_RX_CH 1
|
|
#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART1Rx
|
|
#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART1_DMA_RX_DMA_BASE DMA0
|
|
|
|
#define RTE_USART2_DMA_TX_CH 0
|
|
#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Tx
|
|
#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART2_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_USART2_DMA_RX_CH 1
|
|
#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0UART2Rx
|
|
#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART2_DMA_RX_DMA_BASE DMA0
|
|
|
|
#define RTE_USART3_DMA_TX_CH 0
|
|
#define RTE_USART3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Tx
|
|
#define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART3_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_USART3_DMA_RX_CH 1
|
|
#define RTE_USART3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPUART0Rx
|
|
#define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_USART3_DMA_RX_DMA_BASE DMA0
|
|
|
|
/* I2C Select, LPI2C0 - LPI2C1. */
|
|
/* User needs to provide the implementation for XXX_GetFreq/XXX_InitPins/XXX_DeinitPins
|
|
in the application for enabling according instance. */
|
|
#define RTE_I2C0 0
|
|
#define RTE_I2C0_DMA_EN 0
|
|
#define RTE_I2C1 0
|
|
#define RTE_I2C1_DMA_EN 0
|
|
|
|
/* LPI2C configuration. */
|
|
#define RTE_I2C0_DMA_TX_CH 0
|
|
#define RTE_I2C0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Tx
|
|
#define RTE_I2C0_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_I2C0_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_I2C0_DMA_RX_CH 1
|
|
#define RTE_I2C0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C0Rx
|
|
#define RTE_I2C0_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_I2C0_DMA_RX_DMA_BASE DMA0
|
|
|
|
#define RTE_I2C1_DMA_TX_CH 0
|
|
#define RTE_I2C1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C1Tx
|
|
#define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_I2C1_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_I2C1_DMA_RX_CH 1
|
|
#define RTE_I2C1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0LPI2C1Rx
|
|
#define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_I2C1_DMA_RX_DMA_BASE DMA0
|
|
|
|
/* SPI select, DSPI0 - DSPI1. */
|
|
/* User needs to provide the implementation for XXX_GetFreq/XXX_InitPins/XXX_DeinitPins
|
|
in the application for enabling according instance. */
|
|
#define RTE_SPI0 0
|
|
#define RTE_SPI0_DMA_EN 0
|
|
#define RTE_SPI1 0
|
|
#define RTE_SPI1_DMA_EN 0
|
|
|
|
/* UART configuration. */
|
|
#define RTE_SPI0_PCS_TO_SCK_DELAY 1000
|
|
#define RTE_SPI0_SCK_TO_PSC_DELAY 1000
|
|
#define RTE_SPI0_BETWEEN_TRANSFER_DELAY 1000
|
|
#define RTE_SPI0_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0
|
|
#define RTE_SPI0_DMA_TX_CH 0
|
|
#define RTE_SPI0_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Tx
|
|
#define RTE_SPI0_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_SPI0_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_SPI0_DMA_RX_CH 1
|
|
#define RTE_SPI0_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI0Rx
|
|
#define RTE_SPI0_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_SPI0_DMA_RX_DMA_BASE DMA0
|
|
#define RTE_SPI0_DMA_LINK_DMA_BASE DMA0
|
|
#define RTE_SPI0_DMA_LINK_CH 2
|
|
|
|
#define RTE_SPI1_PCS_TO_SCK_DELAY 1000
|
|
#define RTE_SPI1_SCK_TO_PSC_DELAY 1000
|
|
#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000
|
|
#define RTE_SPI1_MASTER_PCS_PIN_SEL kDSPI_MasterPcs0
|
|
#define RTE_SPI1_DMA_TX_CH 3
|
|
#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1
|
|
#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_SPI1_DMA_TX_DMA_BASE DMA0
|
|
#define RTE_SPI1_DMA_RX_CH 4
|
|
#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMux0SPI1
|
|
#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX0
|
|
#define RTE_SPI1_DMA_RX_DMA_BASE DMA0
|
|
#define RTE_SPI1_DMA_LINK_DMA_BASE DMA0
|
|
#define RTE_SPI1_DMA_LINK_CH 5
|
|
|
|
#endif /* __RTE_DEVICE_H */
|