2022-06-12 21:48:05 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
|
|
Flash, FRAM and EEPROM driver for STM32 QUAD-/OCTOSPI interface
- write speed up to 150 kByte/s on STM32F469I-disco (due to
SWD clock and USB connection), up to 1 MByte/s on Nucleo-F767ZI
with external STLink-V3 or Nucleo-G474RE with two W25Q256FV in
dual 4-line mode or STM32H73BI-Disco in octal mode
- tested with STM32L476G-disco (64MBit flash, 3-byte addr),
STM32F412G-Disco, STM32F469I-Disco, STM32F746G-Disco, and
STM32L476G-Disco (all 128Mbit flash, 3-byte addr),
STM32F723E-Disco, STM32F769I-Disco (512Mbit flash, 4-byte addr)
STM32L4R9I-Disco, STM32L4P5G-Disco (512MBit octo-flash, DTR, 4-byte addr)
STM32H745I-Disco, STM32H747I-Disco (two 512MBit flash, 4-byte addr)
STM32H73BI-Disco, STM32H735G-Disco (512MBit octo-flash, DTR, 4-byte addr)
- suitable cfg for Discovery boards included
- limited parsing of SFDP data if flash device not hardcoded
(tested only in single/quad mode as most devices either don't
support SFDP at all or have empty(!) SFDP memory)
- 'set' command for auto detection override (e. g. for EEPROMs)
- 'cmd' command for arbitrary SPI commands (reconfiguration, testing etc.)
- makefile for creation of binary loader files
- tcl/board/stm32f469discovery.cfg superseded by stm32f469i-disco.cfg
- tcl/board/stm32f7discovery.cfg removed as name is ambiguous
(superseded by stm32f746g-disco.cfg vs. stm32f769i-disco.cfg)
- dual 4-line mode tested on Nucleo-F767ZI, Nucleo-H743ZI and Nucleo-H7A3ZI-Q
with two W25Q256FV, and on Nucleo-L496ZP-P and Nucleo-L4R5ZI
with two W25Q128FV, sample cfg files included and on STM32H745I-Disco,
STM32H747I-Disco, STM32H750B-Disco
- read/verify/erase_check uses indirect read mode to work around silicon bug in
H7, L4+ and MP1 memory mapped mode (last bytes not readable, accessing last
bytes causes debug interface to hang)
- octospi supported only in single/dual 1-line, 2-line, 4-line
and single 8-line modes, (not in hyper flash mode)
Requirements:
GPIOs must be initialized appropriately, and SPI flash chip be configured
appropriately (1-line ..., QPI, 4-byte addresses ...). This is board/chip
specific, cf. included cfg files. The driver infers most parameters from
current setting in CR, CCR, ... registers.
Change-Id: I54858fbbe8758c3a5fe58812e93f5f39514704f8
Signed-off-by: Andreas Bolsch <hyphen0break@gmail.com>
Reviewed-on: http://openocd.zylin.com/4321
Tested-by: jenkins
Reviewed-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com>
Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
Reviewed-by: Christopher Head <chead@zaber.com>
2016-12-21 09:35:58 +00:00
|
|
|
# This is an STM32L496G discovery board with a single STM32L496AGI6 chip.
|
|
|
|
|
# http://www.st.com/en/evaluation-tools/32l496gdiscovery.html
|
|
|
|
|
|
|
|
|
|
# This is for using the onboard STLINK
|
|
|
|
|
source [find interface/stlink.cfg]
|
|
|
|
|
|
|
|
|
|
transport select hla_swd
|
|
|
|
|
|
|
|
|
|
# increase working area to 96KB
|
|
|
|
|
set WORKAREASIZE 0x18000
|
|
|
|
|
|
|
|
|
|
# enable stmqspi
|
|
|
|
|
set QUADSPI 1
|
|
|
|
|
|
|
|
|
|
source [find target/stm32l4x.cfg]
|
|
|
|
|
|
|
|
|
|
# QUADSPI initialization
|
|
|
|
|
proc qspi_init { } {
|
|
|
|
|
global a
|
|
|
|
|
mmw 0x4002104C 0x000001FF 0 ;# RCC_AHB2ENR |= GPIOAEN-GPIOIEN (enable clocks)
|
|
|
|
|
mmw 0x40021050 0x00000100 0 ;# RCC_AHB3ENR |= QSPIEN (enable clock)
|
|
|
|
|
sleep 1 ;# Wait for clock startup
|
|
|
|
|
|
|
|
|
|
# PB11: BK1_NCS, PA03: CLK, PA06: BK1_IO3, PA07: BK1_IO2, PB00: BK1_IO1, PB01: BK1_IO0
|
|
|
|
|
|
|
|
|
|
# PA07:AF10:V, PA06:AF10:V, PA03:AF10:V, PB11:AF10:V, PB01:AF10:V, PB00:AF10:V
|
|
|
|
|
|
|
|
|
|
# Port A: PA07:AF10:V, PA06:AF10:V, PA03:AF10:V
|
|
|
|
|
mmw 0x48000000 0x0000A080 0x00005040 ;# MODER
|
|
|
|
|
mmw 0x48000008 0x0000F0C0 0x00000000 ;# OSPEEDR
|
|
|
|
|
mmw 0x48000020 0xAA00A000 0x55005000 ;# AFRL
|
|
|
|
|
|
|
|
|
|
# Port B: PB11:AF10:V, PB01:AF10:V, PB00:AF10:V
|
|
|
|
|
mmw 0x48000400 0x0080000A 0x00400005 ;# MODER
|
|
|
|
|
mmw 0x48000408 0x00C0000F 0x00000000 ;# OSPEEDR
|
|
|
|
|
mmw 0x48000420 0x000000AA 0x00000055 ;# AFRL
|
|
|
|
|
mmw 0x48000424 0x0000A000 0x00005000 ;# AFRH
|
|
|
|
|
|
|
|
|
|
mww 0xA0001030 0x00001000 ;# QUADSPI_LPTR: deactivate CS after 4096 clocks when FIFO is full
|
|
|
|
|
mww 0xA0001000 0x01500008 ;# QUADSPI_CR: PRESCALER=1, APMS=1, FTHRES=0, FSEL=0, DFM=0, SSHIFT=0, TCEN=1
|
|
|
|
|
mww 0xA0001004 0x00160100 ;# QUADSPI_DCR: FSIZE=0x16, CSHT=0x01, CKMODE=0
|
|
|
|
|
mmw 0xA0001000 0x00000001 0 ;# QUADSPI_CR: EN=1
|
|
|
|
|
|
|
|
|
|
# 1-line spi mode
|
|
|
|
|
mww 0xA0001014 0x000003F5 ;# QUADSPI_CCR: FMODE=0x0, DMODE=0x0, DCYC=0x0, ADSIZE=0x0, ADMODE=0x0, IMODE=0x3, INSTR=RSTQIO
|
|
|
|
|
sleep 1
|
|
|
|
|
|
|
|
|
|
# memory-mapped read mode with 3-byte addresses
|
|
|
|
|
mww 0xA0001014 0x0D002503 ;# QUADSPI_CCR: FMODE=0x3, DMODE=0x1, DCYC=0x0, ADSIZE=0x2, ADMODE=0x1, IMODE=0x1, INSTR=READ
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
$_TARGETNAME configure -event reset-init {
|
|
|
|
|
mmw 0x40022000 0x00000004 0x00000003 ;# 4 WS for 72 MHz HCLK
|
|
|
|
|
sleep 1
|
|
|
|
|
mmw 0x40021000 0x00000100 0x00000000 ;# HSI on
|
|
|
|
|
mww 0x4002100C 0x01002432 ;# 72 MHz: PLLREN=1, PLLM=4, PLLN=36, PLLR=2, HSI
|
|
|
|
|
mww 0x40021008 0x00008001 ;# always HSI, APB1: /1, APB2: /1
|
|
|
|
|
mmw 0x40021000 0x01000000 0x00000000 ;# PLL on
|
|
|
|
|
sleep 1
|
|
|
|
|
mmw 0x40021008 0x00000003 0x00000000 ;# switch to PLL
|
|
|
|
|
sleep 1
|
|
|
|
|
|
|
|
|
|
adapter speed 4000
|
|
|
|
|
|
|
|
|
|
qspi_init
|
|
|
|
|
}
|
