108 lines
2.9 KiB
INI
108 lines
2.9 KiB
INI
# SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#
|
|
# target configuration for
|
|
# Xilinx ZynqMP (UltraScale+ / A53)
|
|
#
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME uscale
|
|
}
|
|
|
|
#
|
|
# DAP tap (Quard core A53)
|
|
#
|
|
if { [info exists DAP_TAPID] } {
|
|
set _DAP_TAPID $DAP_TAPID
|
|
} else {
|
|
set _DAP_TAPID 0x5ba00477
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME tap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID
|
|
dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.tap
|
|
|
|
#
|
|
# PS tap (UltraScale+)
|
|
#
|
|
if { [info exists PS_TAPID] } {
|
|
set _PS_TAPID $PS_TAPID
|
|
jtag newtap $_CHIPNAME ps -irlen 12 -ircapture 0x1 -irmask 0x03 -expected-id $_PS_TAPID
|
|
} else {
|
|
# FPGA Programmable logic. Values take from Table 39-1 in UG1085:
|
|
jtag newtap $_CHIPNAME ps -irlen 12 -ircapture 0x1 -irmask 0x03 -ignore-version \
|
|
-expected-id 0x04711093 \
|
|
-expected-id 0x04710093 \
|
|
-expected-id 0x04721093 \
|
|
-expected-id 0x04720093 \
|
|
-expected-id 0x04739093 \
|
|
-expected-id 0x04730093 \
|
|
-expected-id 0x04738093 \
|
|
-expected-id 0x04740093 \
|
|
-expected-id 0x04750093 \
|
|
-expected-id 0x04759093 \
|
|
-expected-id 0x04758093
|
|
}
|
|
|
|
set jtag_configured 0
|
|
|
|
jtag configure $_CHIPNAME.ps -event setup {
|
|
global _CHIPNAME
|
|
global jtag_configured
|
|
|
|
if { $jtag_configured == 0 } {
|
|
# add the DAP tap to the chain
|
|
# See https://forums.xilinx.com/t5/UltraScale-Architecture/JTAG-Chain-Configuration-for-Zynq-UltraScale-MPSoC/td-p/758924
|
|
irscan $_CHIPNAME.ps 0x824
|
|
drscan $_CHIPNAME.ps 32 0x00000003
|
|
runtest 100
|
|
|
|
# setup event will be re-entered through jtag arp_init
|
|
# break the recursion
|
|
set jtag_configured 1
|
|
# re-initialized the jtag chain
|
|
jtag arp_init
|
|
}
|
|
}
|
|
|
|
set _TARGETNAME $_CHIPNAME.a53
|
|
set _CTINAME $_CHIPNAME.cti
|
|
set _smp_command ""
|
|
|
|
set DBGBASE {0x80410000 0x80510000 0x80610000 0x80710000}
|
|
set CTIBASE {0x80420000 0x80520000 0x80620000 0x80720000}
|
|
set _cores 4
|
|
|
|
for { set _core 0 } { $_core < $_cores } { incr _core } {
|
|
|
|
cti create $_CTINAME.$_core -dap $_CHIPNAME.dap -ap-num 1 \
|
|
-baseaddr [lindex $CTIBASE $_core]
|
|
|
|
set _command "target create $_TARGETNAME.$_core aarch64 -dap $_CHIPNAME.dap \
|
|
-dbgbase [lindex $DBGBASE $_core] -cti $_CTINAME.$_core"
|
|
|
|
if { $_core != 0 } {
|
|
# non-boot core examination may fail
|
|
set _command "$_command -defer-examine"
|
|
set _smp_command "$_smp_command $_TARGETNAME.$_core"
|
|
} else {
|
|
# uncomment when "hawt" rtos is merged
|
|
#set _command "$_command -rtos hawt"
|
|
set _smp_command "target smp $_TARGETNAME.$_core"
|
|
}
|
|
|
|
eval $_command
|
|
}
|
|
|
|
target create uscale.axi mem_ap -dap uscale.dap -ap-num 0
|
|
|
|
eval $_smp_command
|
|
targets $_TARGETNAME.0
|
|
|
|
proc core_up { args } {
|
|
global _TARGETNAME
|
|
foreach core $args {
|
|
$_TARGETNAME.$core arp_examine
|
|
}
|
|
}
|