openocd/src/pld
Robert Jordens 2d99a0defa cpld/virtex2: allow JSTART to be disabled
This adds an option to disable the use of the JSTART instruction
when loading bitstreams to xilinx fpgas. JSTART apparently prevents
configuration if the startup clock is not set to the jtag clock in
the bitstream.

xc3sprog is omitting JSTART for all devices. Problems with loading a bitstream
that does not have StartupClk:JTAGClk are described here:
http://www.xilinx.com/support/answers/56151.html

Change-Id: I8137c0bae05a8c3c6f8e2611869f70a770d1651d
Signed-off-by: Robert Jordens <jordens@gmail.com>
Reviewed-on: http://openocd.zylin.com/2860
Tested-by: jenkins
Reviewed-by: Spencer Oliver <spen@spen-soft.co.uk>
2015-08-06 13:14:01 +01:00
..
Makefile.am build: add common.mk 2010-11-18 14:05:56 +00:00
pld.c update files to correct FSF address 2013-06-05 19:52:42 +00:00
pld.h update files to correct FSF address 2013-06-05 19:52:42 +00:00
virtex2.c cpld/virtex2: allow JSTART to be disabled 2015-08-06 13:14:01 +01:00
virtex2.h cpld/virtex2: allow JSTART to be disabled 2015-08-06 13:14:01 +01:00
xilinx_bit.c update files to correct FSF address 2013-06-05 19:52:42 +00:00
xilinx_bit.h update files to correct FSF address 2013-06-05 19:52:42 +00:00