5fa41168dd
from TI datasheets for whole cortex-r4 family added JTAG IDs TMS570LS1227 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns192 0x0B95502F 16/32-Bit RISC Flash Microcontroller, TMS5703137-EP (Rev. B) http://www.ti.com/lit/pdf/spns230 0x0D8A002F 0x2D8A002F 0x3D8A002F RM48L952 16- and 32-Bit RISC Flash Microcontroller (Rev. B) http://www.ti.com/lit/pdf/spns177 0x0D8A002F 0x2D8A002F 0x3D8A002F RM46L852 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns185 0x0B95502F RM48Lx30 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns176 0x0B8A002F 0x2B8A002F 0x3B8A002F RM46Lx30 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns182 0x0B95502F RM46Lx50 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns184 0x0B95502F TMS570LS04x/03x 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns186 0x0B97102F RM42L432 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns180 0x0B97102F RM46Lx40 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/ 0x0B95502F TMS570LS12x5 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns191 0x0B95502F RM48Lx40 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns175 0x0B8A002F 0x2B8A002F 0x3B8A002F TMS570LS31x4/21x4 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns165 0x0B8A002F 0x2B8A002F 0x3B8A002F TMS570LS20216/20206/10216/10206/10116/10106 16/32-Bit RISC Flash Microcontroller (Rev. F) http://www.ti.com/lit/pdf/spns141 0x0B7B302F TMS570LS31x5/21x5 16- and 32-Bit RISC Flash Microcontroller (Rev. B) http://www.ti.com/lit/pdf/spns164 0x0B8A002F 0x2B8A002F 0x3B8A002F RM48Lx50 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns174 0x0B8A002F 0x2B8A002F 0x3B8A002F TMS570LS3137 16- and 32-Bit RISC Flash Microcontroller (Rev. B) http://www.ti.com/lit/pdf/spns162 0x0B8A002F 0x2B8A002F 0x3B8A002F TMS570LS12x4 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns190 0x0B95502F TMS570LS1115 16- and 32-Bit RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns189 0x0B95502F TMS570LS11x4 16- and 32-BIT RISC Flash Microcontroller (Rev. A) http://www.ti.com/lit/pdf/spns188 0x0B95502F Change-Id: Idf53a44851e1bb4bde4a74c64b65d4411e56da7c Signed-off-by: Jiri Kastner <cz172638@gmail.com> Tested-by: Jiri Kastner <cz172638@gmail.com> Reviewed-on: http://openocd.zylin.com/2123 Tested-by: jenkins Reviewed-by: Paul Fertser <fercerpav@gmail.com>
75 lines
1.9 KiB
INI
75 lines
1.9 KiB
INI
adapter_khz 1500
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME tms570
|
|
}
|
|
|
|
if { [info exists ENDIAN] } {
|
|
set _ENDIAN $ENDIAN
|
|
} else {
|
|
set _ENDIAN big
|
|
}
|
|
|
|
# TMS570 has an ICEpick-C on which we need the router commands.
|
|
source [find target/icepick.cfg]
|
|
|
|
# Main DAP
|
|
# DAP_TAPID should be set before source-ing this file
|
|
if { [info exists DAP_TAPID] } {
|
|
set _DAP_TAPID $DAP_TAPID
|
|
}
|
|
jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_DAP_TAPID -disable
|
|
jtag configure $_CHIPNAME.dap -event tap-enable "icepick_c_tapenable $_CHIPNAME.jrc 0"
|
|
|
|
# ICEpick-C (JTAG route controller)
|
|
# JRC_TAPID should be set before source-ing this file
|
|
if { [info exists JRC_TAPID] } {
|
|
set _JRC_TAPID $JRC_TAPID
|
|
}
|
|
|
|
set _JRC_TAPID2 0x0B7B302F
|
|
set _JRC_TAPID3 0x0B95502F
|
|
set _JRC_TAPID4 0x0B97102F
|
|
set _JRC_TAPID5 0x0D8A002F
|
|
set _JRC_TAPID6 0x2B8A002F
|
|
set _JRC_TAPID7 0x2D8A002F
|
|
set _JRC_TAPID8 0x3B8A002F
|
|
set _JRC_TAPID9 0x3D8A002F
|
|
|
|
|
|
jtag newtap $_CHIPNAME jrc -irlen 6 -ircapture 0x1 -irmask 0x3f \
|
|
-expected-id $_JRC_TAPID \
|
|
-expected-id $_JRC_TAPID2 \
|
|
-expected-id $_JRC_TAPID3 \
|
|
-expected-id $_JRC_TAPID4 \
|
|
-expected-id $_JRC_TAPID5 \
|
|
-expected-id $_JRC_TAPID6 \
|
|
-expected-id $_JRC_TAPID7 \
|
|
-expected-id $_JRC_TAPID8 \
|
|
-expected-id $_JRC_TAPID9 \
|
|
-ignore-version
|
|
jtag configure $_CHIPNAME.jrc -event setup "jtag tapenable $_CHIPNAME.dap"
|
|
jtag configure $_CHIPNAME.jrc -event post-reset "runtest 100"
|
|
|
|
# Cortex R4 target
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME cortex_r4 -endian $_ENDIAN \
|
|
-chain-position $_CHIPNAME.dap -coreid 0 -dbgbase 0x00001003
|
|
|
|
# TMS570 uses quirky BE-32 mode
|
|
$_TARGETNAME dap ti_be_32_quirks 1
|
|
|
|
$_TARGETNAME configure -event gdb-attach {
|
|
cortex_r4 dbginit
|
|
halt
|
|
}
|
|
|
|
$_TARGETNAME configure -event "reset-assert" {
|
|
global _CHIPNAME
|
|
|
|
# assert warm system reset through ICEPick
|
|
icepick_c_wreset $_CHIPNAME.jrc
|
|
}
|