51 lines
1.4 KiB
INI
51 lines
1.4 KiB
INI
# NXP LPC2378 ARM7TDMI-S with 512kB Flash and 32kB Local On-Chip SRAM (58kB total), clocked with 4MHz internal RC oscillator
|
|
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME lpc2378
|
|
}
|
|
|
|
if { [info exists ENDIAN] } {
|
|
set _ENDIAN $ENDIAN
|
|
} else {
|
|
set _ENDIAN little
|
|
}
|
|
|
|
if { [info exists CPUTAPID ] } {
|
|
set _CPUTAPID $CPUTAPID
|
|
} else {
|
|
set _CPUTAPID 0x4f1f0f0f
|
|
}
|
|
|
|
#delays on reset lines
|
|
adapter_nsrst_delay 200
|
|
jtag_ntrst_delay 200
|
|
|
|
# LPC2000 -> SRST causes TRST
|
|
reset_config trst_and_srst srst_pulls_trst
|
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
|
|
|
|
set _TARGETNAME $_CHIPNAME.cpu
|
|
target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
|
|
|
|
# LPC2378 has 32kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
|
|
$_TARGETNAME configure -work-area-phys 0x40000000 -work-area-size 0x8000 -work-area-backup 0
|
|
|
|
$_TARGETNAME configure -event reset-init {
|
|
# Force target into ARM state
|
|
arm core_state arm
|
|
#do not remap 0x0000-0x0020 to anything but the flash
|
|
mwb 0xE01FC040 0x01
|
|
}
|
|
|
|
# LPC2378 has 512kB of FLASH, but upper 8kB are occupied by bootloader.
|
|
# After reset the chip uses its internal 4MHz RC oscillator
|
|
#flash bank lpc2000 <base> <size> 0 0 <target#> <variant>
|
|
set _FLASHNAME $_CHIPNAME.flash
|
|
flash bank $_FLASHNAME lpc2000 0x0 0x0007D000 0 0 $_TARGETNAME lpc2000_v2 4000 calc_checksum
|
|
|
|
# 4MHz / 6 = 666kHz, so use 500
|
|
adapter_khz 500
|