55 lines
1.7 KiB
C
55 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
|
|
/***************************************************************************
|
|
* ESP32-S3 target for OpenOCD *
|
|
* Copyright (C) 2020 Espressif Systems Ltd. *
|
|
***************************************************************************/
|
|
|
|
#ifndef OPENOCD_TARGET_ESP32S3_H
|
|
#define OPENOCD_TARGET_ESP32S3_H
|
|
|
|
#include <target/xtensa/xtensa_regs.h>
|
|
|
|
#define ESP32_S3_DROM_LOW 0x3C000000
|
|
#define ESP32_S3_DROM_HIGH 0x3D000000
|
|
#define ESP32_S3_IROM_LOW 0x42000000
|
|
#define ESP32_S3_IROM_HIGH 0x44000000
|
|
|
|
/*Number of registers returned directly by the G command
|
|
*Corresponds to the amount of regs listed in regformats/reg-xtensa.dat in the gdb source */
|
|
#define ESP32_S3_NUM_REGS_G_COMMAND 128
|
|
|
|
enum esp32s3_reg_id {
|
|
/* chip specific registers that extend ISA go after ISA-defined ones */
|
|
ESP32_S3_REG_IDX_GPIOOUT = XT_NUM_REGS,
|
|
ESP32_S3_REG_IDX_ACCX_0,
|
|
ESP32_S3_REG_IDX_ACCX_1,
|
|
ESP32_S3_REG_IDX_QACC_H_0,
|
|
ESP32_S3_REG_IDX_QACC_H_1,
|
|
ESP32_S3_REG_IDX_QACC_H_2,
|
|
ESP32_S3_REG_IDX_QACC_H_3,
|
|
ESP32_S3_REG_IDX_QACC_H_4,
|
|
ESP32_S3_REG_IDX_QACC_L_0,
|
|
ESP32_S3_REG_IDX_QACC_L_1,
|
|
ESP32_S3_REG_IDX_QACC_L_2,
|
|
ESP32_S3_REG_IDX_QACC_L_3,
|
|
ESP32_S3_REG_IDX_QACC_L_4,
|
|
ESP32_S3_REG_IDX_SAR_BYTE,
|
|
ESP32_S3_REG_IDX_FFT_BIT_WIDTH,
|
|
ESP32_S3_REG_IDX_UA_STATE_0,
|
|
ESP32_S3_REG_IDX_UA_STATE_1,
|
|
ESP32_S3_REG_IDX_UA_STATE_2,
|
|
ESP32_S3_REG_IDX_UA_STATE_3,
|
|
ESP32_S3_REG_IDX_Q0,
|
|
ESP32_S3_REG_IDX_Q1,
|
|
ESP32_S3_REG_IDX_Q2,
|
|
ESP32_S3_REG_IDX_Q3,
|
|
ESP32_S3_REG_IDX_Q4,
|
|
ESP32_S3_REG_IDX_Q5,
|
|
ESP32_S3_REG_IDX_Q6,
|
|
ESP32_S3_REG_IDX_Q7,
|
|
ESP32_S3_NUM_REGS,
|
|
};
|
|
|
|
#endif /* OPENOCD_TARGET_ESP32S3_H */
|