8f777bc1a6
Currently it is impossible to flash ELF with correct offsets. The reason is a bogus offset calculation extracted from base. Since any other spi drivers do not care about base, do the same for ath79 as well. Change-Id: I9e46e01c9e7a709c2d07da9203c634f302603afd Signed-off-by: Oleksij Rempel <linux@rempel-privat.de> Reviewed-on: http://openocd.zylin.com/4821 Tested-by: jenkins Reviewed-by: Tomas Vanek <vanekt@fbl.cz>
31 lines
825 B
INI
31 lines
825 B
INI
# Product page:
|
|
# https://www.8devices.com/products/lima
|
|
#
|
|
# Location of JTAG pins:
|
|
# J2 GPIO0 JTAG TCK
|
|
# J2 GPIO1 JTAG TDI
|
|
# J2 GPIO2 JTAG TDO
|
|
# J2 GPIO3 JTAG TMS
|
|
# J2 RST directly connected to RESET_L of the SoC and can be used as
|
|
# JTAG SRST. Note: this pin will also reset the debug engine.
|
|
# J1 +3,3V Can be use as JTAG Vref
|
|
# J1 or J2 GND Can be used for JTAG GND
|
|
#
|
|
# This board is powered from mini USB connecter which is also used
|
|
# as USB to UART converted based on FTDI FT230XQ chip
|
|
|
|
source [find target/qualcomm_qca4531.cfg]
|
|
|
|
proc board_init { } {
|
|
qca4531_ddr2_550_550_init
|
|
}
|
|
|
|
$_TARGETNAME configure -event reset-init {
|
|
board_init
|
|
}
|
|
|
|
set ram_boot_address 0xa0000000
|
|
$_TARGETNAME configure -work-area-phys 0xa1FFE000 -work-area-size 0x1000
|
|
|
|
flash bank flash0 ath79 0xbf000000 0 0 0 $_TARGETNAME cs0
|