b7d2cdc0d4
Rename cortex_m3 target to use a more correct cortex_m name. This also adds a deprecated_name var so that older scripts issue a warning to update the target name. cfg files have also been updated to the new target name. Change-Id: Ia8429f38e88da677249c5caa560c50f8ce56ea10 Signed-off-by: Spencer Oliver <spen@spen-soft.co.uk> Reviewed-on: http://openocd.zylin.com/1129 Tested-by: jenkins Reviewed-by: Freddie Chopin <freddie.chopin@gmail.com>
21 lines
735 B
INI
21 lines
735 B
INI
# NXP LPC1788 Cortex-M3 with 512kB Flash and 64kB Local On-Chip SRAM,
|
|
set CHIPNAME lpc1788
|
|
set CPUTAPID 0x4ba00477
|
|
set CPURAMSIZE 0x10000
|
|
set CPUROMSIZE 0x80000
|
|
|
|
# After reset the chip is clocked by the ~12MHz internal RC oscillator.
|
|
# When board-specific code (reset-init handler or device firmware)
|
|
# configures another oscillator and/or PLL0, set CCLK to match; if
|
|
# you don't, then flash erase and write operations may misbehave.
|
|
# (The ROM code doing those updates cares about core clock speed...)
|
|
#
|
|
# CCLK is the core clock frequency in KHz
|
|
set CCLK 12000
|
|
|
|
#Include the main configuration file.
|
|
source [find target/lpc17xx.cfg];
|
|
|
|
# if srst is not fitted, use SYSRESETREQ to perform a soft reset
|
|
cortex_m reset_config sysresetreq
|