0c8ec7c826
It's Cortex-Xn, not Cortex Xn or cortex xn or cortex-xn or CORTEX-Xn or CortexXn. Further it's Cortex-M0+, not M0plus. Cf. http://www.arm.com/products/processors/index.php Consistently write it the official way, so that it stops propagating. Originally spotted in the documentation, it mainly affects code comments but also Atmel SAM3/SAM4/SAMV, NiietCM4 and SiM3x flash driver output. Found via: git grep -i "Cortex " git grep -i "Cortex-" | grep -v "Cortex-" | grep -v ".cpu" git grep -i "CortexM" Change-Id: Ic7b6ca85253e027f6f0f751c628d1a2a391fe914 Signed-off-by: Andreas Färber <afaerber@suse.de> Reviewed-on: http://openocd.zylin.com/3483 Tested-by: jenkins Reviewed-by: Marc Schink <openocd-dev@marcschink.de> Reviewed-by: Andreas Fritiofson <andreas.fritiofson@gmail.com>
65 lines
1.6 KiB
INI
65 lines
1.6 KiB
INI
#
|
|
# Altera cyclone V SoC family, 5Cxxx
|
|
#
|
|
if { [info exists CHIPNAME] } {
|
|
set _CHIPNAME $CHIPNAME
|
|
} else {
|
|
set _CHIPNAME fpgasoc
|
|
}
|
|
|
|
# CoreSight Debug Access Port
|
|
if { [info exists DAP_TAPID] } {
|
|
set _DAP_TAPID $DAP_TAPID
|
|
} else {
|
|
set _DAP_TAPID 0x4ba00477
|
|
}
|
|
|
|
jtag newtap $_CHIPNAME dap -irlen 4 -ircapture 0x01 -irmask 0x0f \
|
|
-expected-id $_DAP_TAPID
|
|
|
|
# Subsidiary TAP: fpga
|
|
if { [info exists FPGA_TAPID] } {
|
|
set _FPGA_TAPID $FPGA_TAPID
|
|
} else {
|
|
set _FPGA_TAPID 0x02d020dd
|
|
}
|
|
jtag newtap $_CHIPNAME.fpga tap -irlen 10 -ircapture 0x01 -irmask 0x3 -expected-id $_FPGA_TAPID
|
|
|
|
|
|
#
|
|
# Cortex-A9 target
|
|
#
|
|
|
|
# GDB target: Cortex-A9, using DAP, configuring only one core
|
|
# Base addresses of cores:
|
|
# core 0 - 0x80110000
|
|
# core 1 - 0x80112000
|
|
|
|
# Slow speed to be sure it will work
|
|
adapter_khz 1000
|
|
|
|
set _TARGETNAME1 $_CHIPNAME.cpu.0
|
|
set _TARGETNAME2 $_CHIPNAME.cpu.1
|
|
|
|
# A9 core 0
|
|
target create $_TARGETNAME1 cortex_a -chain-position $_CHIPNAME.dap \
|
|
-coreid 0 -dbgbase 0x80110000
|
|
|
|
$_TARGETNAME1 configure -event reset-start { adapter_khz 1000 }
|
|
$_TARGETNAME1 configure -event reset-assert-post "cycv_dbginit $_TARGETNAME1"
|
|
$_TARGETNAME1 configure -event gdb-attach { halt }
|
|
|
|
|
|
# A9 core 1
|
|
#target create $_TARGETNAME2 cortex_a -chain-position $_CHIPNAME.dap \
|
|
# -coreid 1 -dbgbase 0x80112000
|
|
|
|
#$_TARGETNAME2 configure -event reset-start { adapter_khz 1000 }
|
|
#$_TARGETNAME2 configure -event reset-assert-post "cycv_dbginit $_TARGETNAME2"
|
|
#$_TARGETNAME2 configure -event gdb-attach { halt }
|
|
|
|
proc cycv_dbginit {target} {
|
|
# General Cortex-A8/A9 debug initialisation
|
|
cortex_a dbginit
|
|
}
|