8a0d5f2f51
The Andes PLMT driver directly accesses the mtime MMIO region, indicating its intended use in the M-mode boot stage. However, since U-Boot proper (S-mode) also uses the PLMT driver, we need to specifically mark the region as readable through PMPCFGx (or S/U-mode read-only shared data region for Smepmp) in OpenSBI. Granting permission for this case doesn't make sense. Instead, we should use the generic RISC-V timer driver to read the mtime through the TIME CSR. Therefore, we add the SPL_ANDES_PLMT_TIMER config, which ensures that the PLMT driver is linked exclusively against M-mode U-Boot or U-Boot SPL binaries. Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com> Reviewed-by: Samuel Holland <samuel@sholland.org> |
||
---|---|---|
.. | ||
altera_timer.c | ||
andes_plmt_timer.c | ||
arc_timer.c | ||
arm_global_timer.c | ||
arm_twd_timer.c | ||
ast_timer.c | ||
atmel_pit_timer.c | ||
atmel_tcb_timer.c | ||
cadence-ttc.c | ||
dw-apb-timer.c | ||
fttmr010_timer.c | ||
gxp-timer.c | ||
imx-gpt-timer.c | ||
Kconfig | ||
Makefile | ||
mchp-pit64b-timer.c | ||
mpc83xx_timer.c | ||
mtk_timer.c | ||
nomadik-mtu-timer.c | ||
npcm-timer.c | ||
omap-timer.c | ||
orion-timer.c | ||
ostm_timer.c | ||
riscv_aclint_timer.c | ||
riscv_timer.c | ||
rockchip_timer.c | ||
sandbox_timer.c | ||
sp804_timer.c | ||
starfive-timer.c | ||
stm32_timer.c | ||
tegra-timer.c | ||
timer-uclass.c | ||
tsc_timer.c | ||
xilinx-timer.c |