Cleanup: nuke trailling whitespaces

Signed-off-by: Yauheni Kaliuta <y.kaliuta@gmail.com>
This commit is contained in:
Yauheni Kaliuta 2009-10-13 20:00:46 +03:00 committed by Øyvind Harboe
parent bc0cc62afd
commit 6a2fd7cad5
7 changed files with 26 additions and 26 deletions

View File

@ -99,7 +99,7 @@ void dbg_write_u16(const unsigned short *val, long len)
while (len > 0) while (len > 0)
{ {
dcc_data = val[0] dcc_data = val[0]
| ((len > 1) ? val[1] << 16: 0x0000); | ((len > 1) ? val[1] << 16: 0x0000);
dbg_write(dcc_data); dbg_write(dcc_data);
@ -145,7 +145,7 @@ void dbg_write_str(const char *msg)
| ((len > 2) ? msg[2] << 16 : 0x00) | ((len > 2) ? msg[2] << 16 : 0x00)
| ((len > 3) ? msg[3] << 24 : 0x00); | ((len > 3) ? msg[3] << 24 : 0x00);
dbg_write(dcc_data); dbg_write(dcc_data);
msg += 4; msg += 4;
len -= 4; len -= 4;
} }

View File

@ -23,11 +23,11 @@
#include "dcc_stdio.h" #include "dcc_stdio.h"
/* enable openocd debugmsg at the gdb prompt: /* enable openocd debugmsg at the gdb prompt:
* monitor target_request debugmsgs enable * monitor target_request debugmsgs enable
* *
* create a trace point: * create a trace point:
* monitor trace point 1 * monitor trace point 1
* *
* to show how often the trace point was hit: * to show how often the trace point was hit:
* monitor trace point * monitor trace point
*/ */

View File

@ -53,7 +53,7 @@ int init()
*t=0; *t=0;
} }
return flash_init((_printf *)&myprintf); return flash_init((_printf *)&myprintf);
} }
@ -68,15 +68,15 @@ int checkFlash(void *addr, int len)
} }
int erase(void *address, int len) int erase(void *address, int len)
{ {
int retval; int retval;
void *failAddress; void *failAddress;
retval=checkFlash(address, len); retval=checkFlash(address, len);
if (retval!=0) if (retval!=0)
return retval; return retval;
retval=init(); retval=init();
if (retval!=0) if (retval!=0)
return retval; return retval;
@ -88,14 +88,14 @@ int erase(void *address, int len)
extern char _end; extern char _end;
// Data follows immediately after program, long word aligned. // Data follows immediately after program, long word aligned.
int program(void *buffer, void *address, int len) int program(void *buffer, void *address, int len)
{ {
int retval; int retval;
void *failAddress; void *failAddress;
retval=checkFlash(address, len); retval=checkFlash(address, len);
if (retval!=0) if (retval!=0)
return retval; return retval;
retval=init(); retval=init();
if (retval!=0) if (retval!=0)
return retval; return retval;

View File

@ -528,7 +528,7 @@ static uint32_t lpc2900_calc_tr( uint32_t clock, uint32_t time )
* FPTR.TR = ------------------------------- * FPTR.TR = -------------------------------
* 512 * 512
* *
* The result is the * The result is the
*/ */
uint32_t tr_val = (uint32_t)((((time / 1e6) * clock) + 511.0) / 512.0); uint32_t tr_val = (uint32_t)((((time / 1e6) * clock) + 511.0) / 512.0);

View File

@ -1203,7 +1203,7 @@ int arm11_assert_reset(target_t *target)
/* FIX! we really should assert srst here, but /* FIX! we really should assert srst here, but
* how do we reset the target into the halted state? * how do we reset the target into the halted state?
* *
* Also arm11 behaves "funny" when srst is asserted * Also arm11 behaves "funny" when srst is asserted
* (as of writing the rules are not understood). * (as of writing the rules are not understood).
*/ */

View File

@ -176,7 +176,7 @@ reg_t armv7a_gdb_dummy_fp_reg =
void armv7a_show_fault_registers(target_t *target) void armv7a_show_fault_registers(target_t *target)
{ {
uint32_t dfsr, ifsr, dfar, ifar; uint32_t dfsr, ifsr, dfar, ifar;
/* get pointers to arch-specific information */ /* get pointers to arch-specific information */
armv4_5_common_t *armv4_5 = target->arch_info; armv4_5_common_t *armv4_5 = target->arch_info;
armv7a_common_t *armv7a = armv4_5->arch_info; armv7a_common_t *armv7a = armv4_5->arch_info;
@ -186,9 +186,9 @@ void armv7a_show_fault_registers(target_t *target)
armv7a->read_cp15(target, 0, 0, 6, 0, &dfar); armv7a->read_cp15(target, 0, 0, 6, 0, &dfar);
armv7a->read_cp15(target, 0, 2, 6, 0, &ifar); armv7a->read_cp15(target, 0, 2, 6, 0, &ifar);
LOG_USER("Data fault registers DFSR: %8.8" PRIx32 LOG_USER("Data fault registers DFSR: %8.8" PRIx32
", DFAR: %8.8" PRIx32, dfsr, dfar); ", DFAR: %8.8" PRIx32, dfsr, dfar);
LOG_USER("Instruction fault registers IFSR: %8.8" PRIx32 LOG_USER("Instruction fault registers IFSR: %8.8" PRIx32
", IFAR: %8.8" PRIx32, ifsr, ifar); ", IFAR: %8.8" PRIx32, ifsr, ifar);
} }

View File

@ -140,13 +140,13 @@ int cortex_a8_init_debug_access(target_t *target)
/* Clear Sticky Power Down status Bit in PRSR to enable access to /* Clear Sticky Power Down status Bit in PRSR to enable access to
the registers in the Core Power Domain */ the registers in the Core Power Domain */
retval = mem_ap_read_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_PRSR, &dummy); retval = mem_ap_read_atomic_u32(swjdp, armv7a->debug_base + CPUDBG_PRSR, &dummy);
/* Enabling of instruction execution in debug mode is done in debug_entry code */ /* Enabling of instruction execution in debug mode is done in debug_entry code */
/* Resync breakpoint registers */ /* Resync breakpoint registers */
/* Since this is likley called from init or reset, update targtet state information*/ /* Since this is likley called from init or reset, update targtet state information*/
cortex_a8_poll(target); cortex_a8_poll(target);
return retval; return retval;
} }
@ -254,7 +254,7 @@ int cortex_a8_write_cp(target_t *target, uint32_t value,
/* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */ /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0)); cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
} }
retval = mem_ap_write_u32(swjdp, retval = mem_ap_write_u32(swjdp,
armv7a->debug_base + CPUDBG_DTRRX, value); armv7a->debug_base + CPUDBG_DTRRX, value);
/* Move DTRRX to r0 */ /* Move DTRRX to r0 */
@ -331,7 +331,7 @@ int cortex_a8_dap_write_coreregister_u32(target_t *target, uint32_t value, int r
armv4_5_common_t *armv4_5 = target->arch_info; armv4_5_common_t *armv4_5 = target->arch_info;
armv7a_common_t *armv7a = armv4_5->arch_info; armv7a_common_t *armv7a = armv4_5->arch_info;
swjdp_common_t *swjdp = &armv7a->swjdp_info; swjdp_common_t *swjdp = &armv7a->swjdp_info;
LOG_DEBUG("register %i, value 0x%08" PRIx32, regnum, value); LOG_DEBUG("register %i, value 0x%08" PRIx32, regnum, value);
/* Check that DCCRX is not full */ /* Check that DCCRX is not full */
@ -343,7 +343,7 @@ int cortex_a8_dap_write_coreregister_u32(target_t *target, uint32_t value, int r
/* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */ /* Clear DCCRX with MCR(p14, 0, Rd, c0, c5, 0), opcode 0xEE000E15 */
cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0)); cortex_a8_exec_opcode(target, ARMV4_5_MRC(14, 0, 0, 0, 5, 0));
} }
if (Rd > 16) if (Rd > 16)
return retval; return retval;
@ -1237,7 +1237,7 @@ int cortex_a8_assert_reset(target_t *target)
armv4_5_invalidate_core_regs(target); armv4_5_invalidate_core_regs(target);
target->state = TARGET_RESET; target->state = TARGET_RESET;
return ERROR_OK; return ERROR_OK;
} }
@ -1444,7 +1444,7 @@ int cortex_a8_examine(struct target_s *target)
uint32_t didr, ctypr, ttypr, cpuid; uint32_t didr, ctypr, ttypr, cpuid;
LOG_DEBUG("TODO"); LOG_DEBUG("TODO");
/* Here we shall insert a proper ROM Table scan */ /* Here we shall insert a proper ROM Table scan */
armv7a->debug_base = OMAP3530_DEBUG_BASE; armv7a->debug_base = OMAP3530_DEBUG_BASE;
@ -1521,7 +1521,7 @@ int cortex_a8_examine(struct target_s *target)
/* Configure core debug access */ /* Configure core debug access */
cortex_a8_init_debug_access(target); cortex_a8_init_debug_access(target);
target->type->examined = 1; target->type->examined = 1;
return retval; return retval;